Package Design Engineer
4 weeks ago
About Celestial AI Celestial AI Inc. is advancing generative AI and data center infrastructure. Celestial AI’s Photonic Fabric™ delivers a tenfold increase in performance and energy efficiency compared to competing solutions. The technology is fully compatible with optical interface chiplets, optical interposers, and Optical Multi-chip Interconnect Bridges (OMIB). It enables high bandwidth, low power, and low latency optical interfaces for AI accelerators and GPUs. The ecosystem includes tier‑1 partnerships for custom silicon, system integrators, high‑bandwidth memory, assembly, and packaging suppliers. About The Role We are seeking an experienced Package Designer with expertise in heterogeneous integration and semiconductor packaging design. The role requires cross‑functional design collaboration with Packaging, ASIC, AMS, Photonics, and external partners to ensure design for manufacturing, assembly, reliability, and cost. Essential Duties And Responsibilities Package Design: Lead Si/package/PCB/system co‑design work with downstream system design teams and upstream ASIC designers to develop packages that meet a wide range of performance points while re‑using designs in other Celestial AI products. Scope all aspects of package design feasibility at silicon interposer and substrate level for multi‑chip SiP packaging. Support pre/post silicon bring‑up, yield improvement activities, qualification, failure analysis, and system implementation. Package Layout Expertise: Lead all aspects of package layout based on I/O, SI‑PI and form factor requirements, including routing, design for reliability, thermal, mechanical, manufacturability, bumping, substrate, material selection, assembly, and testing. Meet specifications for high‑speed interfaces such as HBM, DDR, PCIe and 56G/112G SerDes. 2.5D and 3D Package Design Planning and Execution: Plan and execute silicon interposer and RDL‑based design layout solutions for advanced packaging architectures. Netlist management for heterogeneous chiplet assemblies using latest EDA solutions. Substrate Manufacturing and OSAT Assembly Engagement: Support activities related to production and assembly of IC packages with substrate suppliers and OSATs. Work with cross‑functional teams and support package integration and architecture efforts with vendors. Actively participate in qualification of package and board level assembly with sensitivity to physics of failures for high thermo‑mechanical reliability, driving appropriate test vehicle definition and design. Drive ideation and innovation of advanced package solutions and specifications with vendors to advance productization efforts by Celestial AI. Qualifications Education: BS/MS/PhD in EE/ECE/MSE/ME/ChemE or related disciplines. Experience: 5‑10 years in semiconductor packaging design of heterogeneous architectures, including silicon interposer and RDL designs. Technical Expertise: Extensive experience with advanced packaging design tools such as Cadence APD. Experience with MCAD tools such as SolidWorks, AutoCAD, and interconversion of package design databases to MCAD files. Knowledge of delivering high‑density/high‑performance interconnects in 2.5D/3D packaging technologies including InFO, CoWoS, FoCoS and EMIB. Strong understanding of cross‑functional packaging areas: floor plan, package, board layout, architecture, design rules, BOM, enabling material/process technologies, thermal, mechanical, signal/power integrity, design for manufacturing, assembly, reliability and cost. Familiarity with photonics packaging is a plus but not necessary. Substrate Vendor and OSAT Engagement: Proven track record of working with substrate vendors to meet design for manufacturing, yield, and reliability. Proven track record of engagement with OSATs to meet assembly requirements and drive new developments to meet new product requirements. Industry Knowledge: Experience in high‑speed signaling best practices, signal and power integrity requirements. Soft Skills: Strong analytical, problem‑solving, cross‑functional collaboration, project management, and technical presentation skills. Preferred Qualifications Expertise in heterogeneous integration, fan‑out packaging, chiplet architectures – co‑design, layout, and netlist management. Knowledge of signal and power integrity. Experience in substrate vendor and OSAT assembly engagement to meet manufacturing and assembly requirements. Location Santa Clara, CA Employees are encouraged to apply if they are a candidate who has the ability to contribute to best systems and design outcomes. Celestial AI Inc. is a qualified equal‑opportunity workplace and an affirmative action employer. Celestial AI Inc. is proud to be an equal opportunity workplace and is an affirmative action employer. #J-18808-Ljbffr
-
Package Design Engineer
2 weeks ago
Santa Clara, California, United States NVIDIA Full time $136,000 - $212,750 per yearWe are now looking for a Senior Package Design Engineer in the Advanced Technology Group (ATG). NVIDIA's GPUs and SOCs are the world leaders in power, performance and efficiency. We are continually innovating to deliver new and creative solutions to extraordinary problems in a wide range of sectors. To this purpose, we are now seeking a passionate Package...
-
Silicon Design Package Engineer
4 days ago
Santa Clara, California, United States Saransh Inc Full timeRole: Silicon Design Package EngineerLocation:Santa Clara, CAThis role is highly specialized in semiconductor packaging design, requiring strong EDA tool proficiency and knowledge of advanced packaging technologiesTools & KnowledgeMentor/Siemens and Cadence tools (especially for Package Layout Automation - PLA).Technical ExpertiseMulti-layer package design...
-
Package Design Engineer
1 week ago
Santa Clara, CA, United States Celestial AI Full timeAbout Celestial AI As Generative AI continues to advance, the performance drivers for data center infrastructure are shifting from systems-on-chip (SOCs) to systems of chips. In the era of Accelerated Computing, data center bottlenecks are no longer limited to compute performance, but rather the system's interconnect bandwidth, memory bandwidth, and memory...
-
IC Package Design Engineer
3 weeks ago
Santa Clara, United States Apple Inc. Full timeSanta Clara, California, United States HardwareDo you have the attention for details and love for excellence to work towards an extraordinary result? Envision what you could do here! At Apple, we believe new insights have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and...
-
IC Package Design Engineer
2 weeks ago
Santa Clara, California, United States Apple Full time $147,400 - $272,100 per yearDo you have the attention for details and love for excellence to work towards an extraordinary result? Envision what you could do here At Apple, we believe new insights have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish Our...
-
Silicon Design Package Engineer
1 week ago
Santa Clara, CA, United States AceStack Full timePosition: Silicon Design Package Engineer Location - Santa Clara, CA Contract This role is highly specialized in semiconductor packaging design, requiring strong EDA tool proficiency and knowledge of advanced packaging technologies Tools & Knowledge: Mentor/Siemens and Cadence tools (especially for Package Layout Automation - PLA). Technical Expertise:...
-
Package Designer Engineer
2 weeks ago
Santa Clara, California, United States Adbakx Full time $120,000 - $180,000 per yearRole: Silicon Design Package DesignerLocation: Santa Clara, CA/OnsiteWork Mode: Onsite (No Remote)This role is highly specialized in semiconductor packaging design, requiring strong EDA tool proficiency and knowledge of advanced packaging technologies.Key Responsibilities & Skills:Tools & Knowledge:Mentor/Siemens and Cadence tools (especially for Package...
-
Silicon Design Package Engineer
2 weeks ago
Santa Clara, CA, United States Galactic Minds INC Full timeJob Title Silicon Design Package Engineer Location Santa Clara, CA (Onsite) Duration Long term Job Description: This role is highly specialized in semiconductor packaging design, requiring strong EDA tool proficiency and knowledge of advanced packaging technologies Tools & Knowledge: Mentor/Siemens and Cadence tools (especially for Package Layout...
-
Silicon Design Package Engineer
6 days ago
Santa Clara, United States AceStack Full timePosition: Silicon Design Package EngineerLocation - Santa Clara, CAContractThis role is highly specialized in semiconductor packaging design, requiring strong EDA tool proficiency and knowledge of advanced packaging technologiesTools & Knowledge:Mentor/Siemens and Cadence tools (especially for Package Layout Automation - PLA).Technical Expertise:Multi-layer...
-
Silicon Design Package Engineer
1 week ago
Santa Clara, United States AceStack Full timePosition: Silicon Design Package EngineerLocation - Santa Clara, CAContractThis role is highly specialized in semiconductor packaging design, requiring strong EDA tool proficiency and knowledge of advanced packaging technologiesTools & Knowledge:Mentor/Siemens and Cadence tools (especially for Package Layout Automation - PLA).Technical Expertise:Multi-layer...