CPU Optimization Architect
6 days ago
About the Team
The technology middle platform team is dedicated to exploring fundamental technologies and products related to emerging and innovative technology fields.
Job Responsibilities:
- Design and implement optimization solutions for specific scenarios to improve CPU execution efficiency.
- Analyze and evaluate the performance of existing CPU scheduling algorithms, find optimization directions, set optimization goals, and develop optimization plans.
- Conduct in-depth research on CPU scheduling principles to find scheduling algorithms more suitable for interactive tasks and mobile devices.
- Develop measurement methods for CPU scheduling and execution efficiency, and collaborate with the testing team to implement a degradation prevention monitoring solution.
- Participate in system performance testing and tuning to ensure the optimization effects meet expectations.
- Track and research the latest industry developments in scheduling and CPU technologies, and develop and implement appropriate technical solutions.
Requirements
- Bachelor’s degree or higher in Computer Science or a related field.
- Understanding of modern CPU architecture and implementation (such as cache systems, branch prediction, etc.), with the ability to optimize code at the CPU level.
- Familiarity with operating system principles and a deep understanding of the kernel scheduler’s working mechanism.
- Knowledge of one or more kernel CPU schedulers (such as CFS, BFS, FIFO, etc.) implementation, and the principles and implementation of governors.
- Understanding of different scheduling algorithms' applicable scenarios and potential problems, with experience in optimizing shortcomings of CFS, FIFO, etc.
- Good analytical and problem-solving skills, capable of quickly locating and resolving performance issues.
- Excellent communication, and team coordination skills.
-
CPU Optimization Architect
Found in: Resume Library US A2 - 6 days ago
San Jose, California, United States Hireio, Inc. Full timeAbout the Team The technology middle platform team is dedicated to exploring fundamental technologies and products related to emerging and innovative technology fields. Job Responsibilities: - Design and implement optimization solutions for specific scenarios to improve CPU execution efficiency. - Analyze and evaluate the performance of existing CPU...
-
Sr. Logic Design Engineer
Found in: Appcast Linkedin GBL C2 - 2 weeks ago
San Jose, United States Theery Full timeCompany Overview: We are a leading technology firm at the forefront of innovation in the semiconductor industry. We specialize in cutting-edge CPU design, with a focus on RISC-V architecture. Our team comprises top-tier engineers dedicated to pushing the boundaries of performance, efficiency, and scalability.Position Overview: We are seeking a skilled Logic...
-
Sr. Logic Design Engineer
Found in: Appcast US C2 - 2 weeks ago
San Jose, United States Theery Full timeCompany Overview: We are a leading technology firm at the forefront of innovation in the semiconductor industry. We specialize in cutting-edge CPU design, with a focus on RISC-V architecture. Our team comprises top-tier engineers dedicated to pushing the boundaries of performance, efficiency, and scalability.Position Overview: We are seeking a skilled Logic...
-
Sr.-Principal ASIC Design Engineer
Found in: Appcast US C2 - 2 weeks ago
San Jose, United States Tripod Networking Full timeLocation:San Jose, CA or RemoteWill transfer H1's.Will consider relocation if needed.Responsibilities:Micro-architecture specifications and participate in specification and test plan reviews.Architect and implement complex RTL designs.Integrate CPU and other relevant IPs into the CPU sub-system.Work with the physical design team to resolve implementation and...
-
Sr.-Principal ASIC Design Engineer
Found in: Appcast Linkedin GBL C2 - 2 weeks ago
San Jose, United States Tripod Networking Full timeLocation:San Jose, CA or RemoteWill transfer H1's.Will consider relocation if needed.Responsibilities:Micro-architecture specifications and participate in specification and test plan reviews.Architect and implement complex RTL designs.Integrate CPU and other relevant IPs into the CPU sub-system.Work with the physical design team to resolve implementation and...
-
Sr.-Principal ASIC Design Engineer
2 weeks ago
San Jose, United States Tripod Networking Full timeLocation:San Jose, CA or RemoteWill transfer H1's.Will consider relocation if needed.Responsibilities:Micro-architecture specifications and participate in specification and test plan reviews.Architect and implement complex RTL designs.Integrate CPU and other relevant IPs into the CPU sub-system.Work with the physical design team to resolve implementation and...
-
SoC Architect
Found in: Appcast US C2 - 6 days ago
San Jose, United States XConn Technologies Holdings Inc. Full timeRole and ResponsibilitiesThe SoC Architect is a senior technical leader in the company, steering the capability progression of our leading-edge switch SoC and innovating to keep our products the technology leader in the market. The SoC Architect takes up the hardware architecture end-to-end lifecycle ownership of our SoC products.You will collaborate with...
-
SoC Architect
Found in: Appcast Linkedin GBL C2 - 2 weeks ago
San Jose, United States XConn Technologies Holdings Inc. Full timeRole and ResponsibilitiesThe SoC Architect is a senior technical leader in the company, steering the capability progression of our leading-edge switch SoC and innovating to keep our products the technology leader in the market. The SoC Architect takes up the hardware architecture end-to-end lifecycle ownership of our SoC products.You will collaborate with...
-
SoC Architect
4 days ago
San Jose, United States XConn Technologies Holdings Inc. Full timeRole and ResponsibilitiesThe SoC Architect is a senior technical leader in the company, steering the capability progression of our leading-edge switch SoC and innovating to keep our products the technology leader in the market. The SoC Architect takes up the hardware architecture end-to-end lifecycle ownership of our SoC products.You will collaborate with...
-
Sr.-Principal ASIC Design Engineer
Found in: Jooble US O C2 - 2 weeks ago
San Jose, CA, United States Tripod Networking Full timeLocation: San Jose, CA or Remote Will transfer H1's. Will consider relocation if needed. Responsibilities: Micro-architecture specifications and participate in specification and test plan reviews. Architect and implement complex RTL designs. Integrate CPU and other relevant IPs into the CPU sub-system. Work with the physical design team to...
-
Linux Kernel Performance Architect
7 days ago
San Jose, United States HireIO Inc Full timeAbout the Team The technology middle platform team is dedicated to exploring fundamental technologies and products related to emerging and innovative technology fields. We are looking for an experienced Mobile Linux Kernel Performance Optimization Engineer who will play a crucial role in optimizing the performance of Linux Kernel on our mobile platforms....
-
Linux Kernel Performance Architect
5 days ago
San Jose, United States CareerBuilder Full timeJob Description Job Description About the Team The technology middle platform team is dedicated to exploring fundamental technologies and products related to emerging and innovative technology fields. We are looking for an experienced Mobile Linux Kernel Performance Optimization Engineer who will play a crucial role in optimizing the performance of Linux...
-
Linux Kernel Performance Architect
2 weeks ago
San Jose, United States Hireio, Inc. Full timeJob DescriptionJob DescriptionAbout the Team The technology middle platform team is dedicated to exploring fundamental technologies and products related to emerging and innovative technology fields. We are looking for an experienced Mobile Linux Kernel Performance Optimization Engineer who will play a crucial role in optimizing the performance of Linux...
-
RTL Engineer
5 days ago
San Jose, United States The Dignify Solutions LLC Full timeWork with Architects, Chip Leads, and Customers on SOC IP design, development, timing closure, power analysis, methodology alignment, and program execution to ensure pre-silicon and post silicon targets are met. Integrating, evolving, and optimizing IP blocks across a range of products and use cases for SoCs in driving, 5G, cloud and gaming and other...
-
Senior ASIC Design Engineer
2 weeks ago
San Jose, United States USA Tech Recruitment Full timeAre you an ASIC Design Engineer that is on the market for a new opportunity at a highly funded and expanding startup, working on cutting edge projects at the forefront of autonomous driving and AI as a whole?At European Recruitment we are working alongside a widely successful Bosch, Continental and BMW backed startup with locations in the US and Europe to...
-
Linux Kernel Performance Architect
Found in: Resume Library US A2 - 6 days ago
San Jose, California, United States Hireio, Inc. Full timeAbout the Team The technology middle platform team is dedicated to exploring fundamental technologies and products related to emerging and innovative technology fields. We are looking for an experienced Mobile Linux Kernel Performance Optimization Engineer who will play a crucial role in optimizing the performance of Linux Kernel on our mobile platforms....
-
Senior ASIC Design Engineer
1 week ago
San Jose, United States USA Tech Recruitment Full timeSenior ASIC Design Engineer | AI Start-up | AI interference Solutions | San JoseAre you a Senior-level Design Engineer with experience, or looking to work, in Generative AI?This is an opportunity to join a highly funded and expanding startup, working on cutting-edge projects at the forefront of autonomous driving and AI!As a senior member of the ASIC team,...
-
Sr.-Principal ASIC Design Engineer
5 days ago
San Diego, United States Tripod Networking Full timeLocation: Learn more about the general tasks related to this opportunity below, as well as required skills. San Jose, CA or Remote Will transfer H1's. Will consider relocation if needed. Responsibilities: Micro-architecture specifications and participate in specification and test plan reviews. Architect and implement complex RTL designs. Integrate CPU and...
-
Teradata - Tunning expert
6 days ago
San Jose, United States Sigmaways Inc Full timeJob DescriptionJob DescriptionNeed a teradata performance tunning expert this is for the Data organization - Need some one who can work in optimization, dB , CPU usage etc not just sometime who knows etl on tera data
-
Senior ASIC Design Engineer
Found in: Jooble US O C2 - 3 hours ago
San Jose, CA, United States USA Tech Recruitment Full timeSenior ASIC Design Engineer | AI Start-up | AI interference Solutions | San Jose Are you a Senior-level Design Engineer with experience, or looking to work, in Generative AI? This is an opportunity to join a highly funded and expanding startup, working on cutting-edge projects at the forefront of autonomous driving and AI! As a senior member of the ASIC...