Silicon Design Engineer

3 weeks ago


Santa Clara, United States VeeRteq Solutions Inc. Full time
Job DescriptionJob DescriptionPosition: Senior Silicon Design Engineer Location: Santa Clara, CA 95054 Duration: 6 Months (can be extended) Job Type: Contract Work Type: Onsite Job Description
  • This is a Physical Design Engineering role that will require to take the design from RTL to GDS with synthesis, Place n Route, timing, and Physical Verification
THE PERSON:
  • Strong communication skills, ability to multi-task across projects, and work with geographically spread-out teams
RESPONSIBILTIES:
  • This engineer will work on high-speed multi-gigabit SerDes PHY designs.
  • This includes automated synthesis and timing driven place and route of RTL blocks for high speed Datapath and control logic applications, automated design flows for clock tree synthesis, clock and power gating techniques, buffer/repeater insertion, scan stitching, design optimization for improved timing/power/area, and design cycle time reduction.
  • You will also support floor planning, establishing design methodology, IP integration, checks for logic equivalence, physical/timing/electrical quality, and final signoff for large IP delivery.
PREFERRED SKILLED SETS:
  • Major in EE, CS or related, master's degree with 3+ years or Bachelor with 5+ years working experience, preferably with high speed multi-gigabit SerDes PHY designs or other high performance IP designs
  • Proficiency in Python and/or Perl is required. Additional languages are a plus.
  • Versatility with scripts to automate design flow, and quality checks.
  • Experience in automated synthesis and timing driven place and route of RTL blocks (Verilog experience preferred) for high speed Datapath and control logic applications.
  • Experience in automated design flows for clock tree synthesis, clock and power gating techniques, buffer/repeater insertion, scan stitching, design optimization for improved timing/power/area, and design cycle time reduction
  • Strong background in digital circuit techniques, efficient and robust implementation topologies for logic functions, logic optimization, and transistor level circuit topologies for high speed, low power applications
  • Experience in floor planning, establishing design methodology, IP integration, checks for logic equivalence, physical/timing/electrical quality, and final signoff for large IP delivery.
  • Strong experience with tools for logic synthesis, place and route, timing analysis, and design checks for physical and electrical quality, familiarity with tools for schematics, layout, and circuit/logic simulation
EDUCATION:
  • Major in EE, CS or related, master's degree preferably with high-speed multi-gigabit SerDes PHY designs or other high-performance IP designs.


  • Santa Clara, United States OpenLight Full time

    Company DescriptionOpen Light is a photonics design company that offers the world’s first open silicon photonics platform with integrated lasers. Our technology is used in Datacom, telecom, LiDAR, healthcare, HPC, AI, and optical computing applications. Our goal is to improve the performance, power efficiency, and reliability of your design using our open...


  • Santa Clara, United States OpenLight Full time

    Company DescriptionOpen Light is a photonics design company that offers the world’s first open silicon photonics platform with integrated lasers. Our technology is used in Datacom, telecom, LiDAR, healthcare, HPC, AI, and optical computing applications. Our goal is to improve the performance, power efficiency, and reliability of your design using our open...


  • Santa Clara, United States OpenLight Full time

    Company DescriptionOpen Light is a photonics design company that offers the world’s first open silicon photonics platform with integrated lasers. Our technology is used in Datacom, telecom, LiDAR, healthcare, HPC, AI, and optical computing applications. Our goal is to improve the performance, power efficiency, and reliability of your design using our open...


  • Santa Clara, United States NVIDIA Full time

    Senior Post Silicon Hardware Engineer page is loaded Senior Post Silicon Hardware Engineer Apply locations US, CA, Santa Clara time type Full time posted on Posted 2 Days Ago job requisition id JR1975824 NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern...


  • Santa Clara, United States Tekwissen Full time

    Position: Senior Silicon Design Engineer Location: Santa Clara, CA 95054 Duration: 6 Months (can be extended) Job Type: Contract Work Type: Onsite Pay Rate: $53 - 79/Hourly/W2 Overview: TekWissen Group is a workforce management provider throughout the USA and many other countries in the world. Our client is a manufacturer of electronic instruments and...


  • Santa Clara, United States TekWissen ® Full time

    Position: Senior Silicon Design Engineer Location: Santa Clara, CA 95054 Duration: 6 Months (can be extended) Job Type: Contract Work Type: Onsite Pay Rate: $53 - 79/Hourly/W2Overview: TekWissen Group is a workforce management provider throughout the USA and many other countries in the world. Our client is a manufacturer of electronic instruments and...


  • Santa Clara, United States TekWissen ® Full time

    Position: Senior Silicon Design Engineer Location: Santa Clara, CA 95054 Duration: 6 Months (can be extended) Job Type: Contract Work Type: Onsite Pay Rate: $53 - 79/Hourly/W2Overview: TekWissen Group is a workforce management provider throughout the USA and many other countries in the world. Our client is a manufacturer of electronic instruments and...


  • Santa Clara, United States Tekwissen Full time

    Position: Senior Silicon Design Engineer Location: Santa Clara, CA 95054 Duration: 6 Months (can be extended) Job Type: Contract Work Type: Onsite Pay Rate: $53 - 79/Hourly/W2 All the relevant skills, qualifications and experience that a successful applicant will need are listed in the following description. Overview: TekWissen Group is a workforce...


  • Santa Clara, United States Wipro Full time

    System Level Test Engineer (Post Silicon Validation Engineer) works on system level diag, verification and post-silicon validation of some of the industry's most complex semiconductor chips. What you'll be doing: Develop and improve all aspects of testing GPU products. Your duties include characterization, yield enhancement and spec validation. Partner with...


  • Santa Clara, United States Wipro Full time

    System Level Test Engineer (Post Silicon Validation Engineer) works on system level diag, verification and post-silicon validation of some of the industry's most complex semiconductor chips. What you'll be doing: Develop and improve all aspects of testing GPU products. Your duties include characterization, yield enhancement and spec validation. Partner...


  • Santa Clara, United States Wipro Full time

    System Level Test Engineer (Post Silicon Validation Engineer) works on system level diag, verification and post-silicon validation of some of the industry's most complex semiconductor chips.What you'll be doing:Develop and improve all aspects of testing GPU products.Your duties include characterization, yield enhancement and spec validation.Partner with...


  • Santa Clara, United States Wipro Full time

    System Level Test Engineer (Post Silicon Validation Engineer) works on system level diag, verification and post-silicon validation of some of the industry's most complex semiconductor chips.What you'll be doing:Develop and improve all aspects of testing GPU products.Your duties include characterization, yield enhancement and spec validation.Partner with...


  • Santa Clara, CA, United States Nvidia Full time

    Join NVIDIA, a trailblazer at the forefront of graphics and artificial intelligence performance, efficiency, and innovation. From our roots as a groundbreaking graphics company, we have evolved into a global leader in artificial intelligence, continuously pushing the boundaries to solve complex challenges across diverse industries.NVIDIA Silicon Solutions...


  • Santa Clara, United States Ampere Full time

    The Role: Ampere Computing is seeking a Customer-Focused Post-Silicon Validation Engineer- DDR / Memory Tuning to join a talented and experienced team to validate server class products for memory sub-system that power Cloud, Enterprise, and Data Center!  Ampere's competitive edge depends on building CPUs optimized for high performance, low power with...


  • Santa Clara, United States LanceSoft Full time

    THE ROLE: This is a Physical Design Engineering role that will require to take the design from RTL to GDS with synthesis, Place n Route, timing, and Physical Verification THE PERSON: Strong communication skills, ability to multi-task across projects, and work with geographically spread-out teams RESPONSIBILTIES: This engineer will work on high-speed...


  • Santa Clara, United States LanceSoft Full time

    THE ROLE: This is a Physical Design Engineering role that will require to take the design from RTL to GDS with synthesis, Place n Route, timing, and Physical Verification THE PERSON: Strong communication skills, ability to multi-task across projects, and work with geographically spread-out teams RESPONSIBILTIES: This engineer will work on high-speed...


  • Santa Clara, CA, United States Nvidia Full time

    NVIDIA Silicon Solutions Group is seeking a versatile engineer to be part of the HW ArchDev team. The SSG team is uniquely positioned to have an end-to-end view of the product development cycle - from early arch definition through bringup to product release. Our ArchDev arm is a hub for all silicon and system-level feature development, ROI analysis, system...


  • Santa Clara, United States Cynet Systems Full time

    Job Description: Pay Range $74.22hr - $111.34hr Responsibilities: This engineer will work on high-speed multi-gigabit SerDes PHY designs. This includes automated synthesis and timing driven place and route of RTL blocks for high speed Datapath and control logic applications, automated design flows for clock tree synthesis, clock and power gating...


  • Santa Clara, United States Mirafra Technologies Full time

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara.On going needs additional 10 engineers in team.Position detail: SOC verificationExperience level : 5-20 yearsArchitect block and full-chip verification environments using HVLs and constrained randomtechniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog,...


  • Santa Clara, United States Mirafra Technologies Full time

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara.On going needs additional 10 engineers in team.Position detail: SOC verificationExperience level : 5-20 yearsArchitect block and full-chip verification environments using HVLs and constrained randomtechniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog,...