Lead Design Verification Engineer, PCIe

4 weeks ago


Palo Alto, United States Staffingine LLC Full time
Job DescriptionJob Description

Position: - Lead Design Verification Engineer, PCIe

Location: - Palo Alto, CA

Job Description:

  • Senior DV role for PCIe IPs and SoC products
  • Architect and build system and unit-level UVM verification environment
  • Work with architects to define verification strategy and execution plans
  • Review metrics and deliver task with high quality
  • Analyze Functional, Code, and Test Plan Coverage
  • Drive and participating in Code Reviews
  • Identify, drive, and develop efficiency and IP quality improvement initiatives
  • Drive root cause analysis and corrective actions for Functional bugs found in Silicon
  • Drive projects from start to the finish and conduct Design verification sign-off

Minimal Qualifications:

  • Master's degree in Electrical Engineering or related field
  • 5 years of industrial experience in Design Verification
  • Proficiency in SystemVerilog and Object-Oriented Programming
  • Experience in UVM, SVA, VIP, DPI
  • Understand verification best practices
  • Experience in PCIe protocol stack
  • Proficient scripting language in one of: Python, TCL, Shell, Perl
  • Self-motivated team worker

Preferred Qualifications:

  • Experience of overall design verification experience in the ASIC industry
  • Experience in a design verification lead or management role
  • Strong background in the development of verification environments in System Verilog
  • Expertise in constrained random verification methodologies.
  • Formal verification experience a plus
  • Extensive experience verifying complex designs using UVM
  • Experience in CXL, AXI, AHB, USB, I2C, Ethernet
  • Experience with verification of Hardware-Firmware interaction is highly desirable
  • Experience in digital signal processing

About Client

  • Client is a global leader of high performance, mixed-signal semiconductor solutions for the data center, enterprise networking and high-performance computing markets. Credo's advanced Serializer-Deserializer (SerDes) technology delivers the bandwidth scalability and end-to-end signal integrity for next generation platforms requiring single-lane 25G, 50G, and 100G connectivity. This is the foundation of high-speed data communication network, and is crucial to technologies such as big data, AI, Cloud computing, 5G, and etc.



  • Palo Alto, United States Staffingine LLC Full time

    Job DescriptionJob DescriptionPosition: - Digital Design Engineer, PCIeLocation: - Palo Alto, CAJob DescriptionDefine block level micro-architecture and write design specificationRTL implementation of the specification while meeting power, area, timing constraintsWork with Verification team to verify functionalityWork with Backend team to go through ASIC...


  • Palo Alto, California, United States Kolar Design, Inc. Full time

    Job DescriptionWe are seeking a highly skilled Hardware Design Engineer - Sr/Staff to join our team at Kolar Design, Inc. as a key member of our Hardware Engineering team. The successful candidate will be responsible for the design and development of complex electrical and electronic platforms, from initial architecture to final manufacturing.Key...


  • Palo Alto, United States Kolar Design, Inc. Full time

    Array Labs is building a distributed radar imaging constellation to power the first accurate, real-time 3D model of the world. The Hardware Engineering team at Array Labs is responsible for the analysis and design of our satellite and ground-station hardware platforms. These platforms tend to be a heterogenous mix of various subsystems like compute, memory,...


  • Palo Alto, United States Kolar Design, Inc. Full time

    Array Labs is building a distributed radar imaging constellation to power the first accurate, real-time 3D model of the world. The Hardware Engineering team at Array Labs is responsible for the analysis and design of our satellite and ground-station hardware platforms. These platforms tend to be a heterogenous mix of various subsystems like compute, memory,...


  • Palo Alto, United States Kolar Design, Inc. Full time

    Array Labs is building a distributed radar imaging constellation to power the first accurate, real-time 3D model of the world. The Hardware Engineering team at Array Labs is responsible for the analysis and design of our satellite and ground-station hardware platforms. These platforms tend to be a heterogenous mix of various subsystems like compute, memory,...


  • Palo Alto, United States Kolar Design, Inc. Full time

    Array Labs is building a distributed radar imaging constellation to power the first accurate, real-time 3D model of the world. The Hardware Engineering team at Array Labs is responsible for the analysis and design of our satellite and ground-station hardware platforms. These platforms tend to be a heterogenous mix of various subsystems like compute, memory,...


  • Palo Alto, United States Kolar Design, Inc. Full time

    Array Labs is building a distributed radar imaging constellation to power the first accurate, real-time 3D model of the world. The Hardware Engineering team at Array Labs is responsible for the analysis and design of our satellite and ground-station hardware platforms. These platforms tend to be a heterogenous mix of various subsystems like compute, memory,...


  • Palo Alto, California, United States Kolar Design, Inc. Full time

    Array Labs is building a distributed radar imaging constellation to power the first accurate, real-time 3D model of the world. The Hardware Engineering team at Array Labs is responsible for the analysis and design of our satellite and ground-station hardware platforms. These platforms tend to be a heterogenous mix of various subsystems like compute, memory,...


  • Palo Alto, United States Kolar Design, Inc. Full time

    Array Labs is building a distributed radar imaging constellation to power the first accurate, real-time 3D model of the world. The Hardware Engineering team at Array Labs is responsible for the analysis and design of our satellite and ground-station hardware platforms. These platforms tend to be a heterogenous mix of various subsystems like compute, memory,...


  • Palo Alto, United States Noblesoft Technologies Full time

    Job DescriptionJob DescriptionTitle : Software Verification Engineer (Non -Clinical) - Must to have : Python ,C# - Customer : Siemens-2 PositionsLocation Palo Alto, CARate : $60/hr.. MaxJob Summary We are seeking a meticulous and detail-oriented Medical Device Software Verification Tester to join our team. The successful candidate will be responsible for...

  • Sr Staff

    2 months ago


    Palo Alto, United States Array Labs Inc Full time

    The EE Hardware Design Engineer will work cross-functionally with Radar, RF, Comms, FPGA, GNC, and embedded software engineers to provide our Computing, Communications, and Radar sensing Hardware platforms that will be integrated into a constellation of satellites and in ground infrastructure to support Array Labs' mission objectives.This includes...


  • Palo Alto, California, United States Katalyst Healthcares & Life Sciences Full time

    Responsibilities:We are seeking a meticulous and detail–oriented Medical Device Software Verification Tester to join our team. The successful candidate will be responsible for verifying software used in our medical devices and ensuring compliance with regulatory standards and internal quality requirements. This role involves designing, implementing, and...


  • Palo Alto, United States Noblesoft Technologies Full time

    HiTitle : Software Verification Engineer (Non -Clinical) - Must to have : Python ,C# Location Palo Alto, CAKey Responsibilities Test Planning and DesignDevelop comprehensive test plans, test cases, and test scripts based on software requirements and design specifications.Ensure test plans cover all functional and non-functional requirements, including...


  • Palo Alto, United States Noblesoft Technologies Full time

    HiTitle : Software Verification Engineer (Non -Clinical) - Must to have : Python ,C# Location Palo Alto, CAKey Responsibilities Test Planning and DesignDevelop comprehensive test plans, test cases, and test scripts based on software requirements and design specifications.Ensure test plans cover all functional and non-functional requirements, including...


  • Palo Alto, United States Tesla Full time

    What to ExpectWe are seeking a highly skilled and experienced Static Timing Analysis (STA) Engineer to join our dynamic team. As an STA Engineer, you will play a critical role in the development of System-on-Chip (SoC) designs, ensuring the successful tape-out of complex integrated circuits. The ideal candidate will have a proven track record of delivering...


  • Palo Alto, United States Tesla Full time

    What to ExpectThe candidate will focus on developing Post-Silicon validation plan, tools and infrastructure for Tesla’s custom SoCs and platforms for vehicles and data centers. As a Silicon and Systems Validation Engineer, the candidate will take on challenges like test plan development, functional and electrical validation of the IP in emulation and...


  • Palo Alto, United States HCLTech Full time

    Job Title: Hardware Design Engineer Location: Palo Alto, CA (Onsite) Salary Range: $55-60/hr (Based on Experience) + Benefits Job Type: Full-time About us HCLTech is a global technology company, home to 219,000+ people across 54 countries, delivering industry-leading capabilities centered around digital, engineering and cloud, powered by a broad portfolio...


  • Palo Alto, United States Katalyst Healthcares & Life Sciences Full time

    Responsibilities: We are seeking a meticulous and detail–oriented Medical Device Software Verification Tester to join our team. The successful candidate will be responsible for verifying software used in our medical devices and ensuring compliance with regulatory standards and internal quality requirements. This role involves designing, implementing,...


  • palo alto, United States HCLTech Full time

    Job Title: Hardware Design EngineerLocation: Palo Alto, CA (Onsite)Salary Range: $55-60/hr (Based on Experience) + BenefitsJob Type: Full-timeAbout usHCLTech is a global technology company, home to 219,000+ people across 54 countries, delivering industry-leading capabilities centered around digital, engineering and cloud, powered by a broad portfolio of...


  • palo alto, United States HCLTech Full time

    Job Title: Hardware Design EngineerLocation: Palo Alto, CA (Onsite)Salary Range: $55-60/hr (Based on Experience) + BenefitsJob Type: Full-timeAbout usHCLTech is a global technology company, home to 219,000+ people across 54 countries, delivering industry-leading capabilities centered around digital, engineering and cloud, powered by a broad portfolio of...