Design Verification Engineer
3 days ago
Acceler8 Talent has recently partnered with a leading startup specializing in next-generation interconnect technologies designed for the future of HPC and AI applications. The company has successfully closed a large Series A funding round and secured a significant partnership with a global industry leader.
They are looking for a Principal ASIC Design Verification Engineer who is an expert with PCIe and CXL to help them accelerate AI cloud computing.
As a Design Verification Engineer with this company you will work with test bench development using System Verilog and UVM as well as develop comprehensive test plans and cases with functional coverage, assertions, and coverage properties. You will also handle regression setup and debug at both RTL and gate sim levels in collaboration with the design team.
Requirements:
- Possess a minimum of 10 years of experience in Design Verification.
- Demonstrate extensive expertise in System Verilog, UVM, and verification coverage metrics.
- Have familiarity with Synopsys PCIe/CXL VIP and Mentor Graphics QVIP.
- Showcase robust proficiency in PCIe/CXL protocol, encompassing PHY/DLLP/TLP aspects.
- Exhibit a deep understanding of peripheral protocols like UART, I2C, and SPI Flash.
- Capable of proficiently scripting in Perl.
If you are interested in working on the forefront of interconnect technologies and AI cloud acceleration, please feel free to apply here or reach out directly at Jwhitcomb@acceler8talent.com
-
Verification Application Engineer
3 weeks ago
San Jose, California, United States Cadence Design Systems Full timeJob Title: Verification Application EngineerCadence Design Systems is seeking a highly skilled Verification Application Engineer to join our team. As a Verification Application Engineer, you will be responsible for providing technical support and assistance to customers in the verification of their designs using Cadence's market-leading verification...
-
Verification Application Engineer
4 weeks ago
San Jose, California, United States Cadence Design Systems Full timeJob Title: Verification Application EngineerCadence Design Systems is seeking a highly skilled Verification Application Engineer to join our elite application engineering team for verification. As a key member of our North America Verification Field Applications Engineering (AE) Team, you will work directly with industry leading semiconductor and system...
-
Design Verification Engineer
1 month ago
San Jose, United States Sintegra Inc. Full timePosition Summary:We are seeking a highly skilled Design Verification Engineer with experience in domains such as PCIe and DDR. The ideal candidate will have a background in working with companies that develop SOC. This position requires working on-site for one of our clients in San Jose, California.Responsibilities:Develop and execute verification plans for...
-
Design Verification Engineer
4 weeks ago
san jose, United States Sintegra Inc. Full timePosition Summary:We are seeking a highly skilled Design Verification Engineer with experience in domains such as PCIe and DDR. The ideal candidate will have a background in working with companies that develop SOC. This position requires working on-site for one of our clients in San Jose, California.Responsibilities:Develop and execute verification plans for...
-
Design Verification Engineer
4 weeks ago
San Jose, United States Sintegra Inc. Full timePosition Summary:We are seeking a highly skilled Design Verification Engineer with experience in domains such as PCIe and DDR. The ideal candidate will have a background in working with companies that develop SOC. This position requires working on-site for one of our clients in San Jose, California.Responsibilities:Develop and execute verification plans for...
-
Design Verification Engineer
3 weeks ago
san jose, United States Sintegra Inc. Full timePosition Summary:We are seeking a highly skilled Design Verification Engineer with experience in domains such as PCIe and DDR. The ideal candidate will have a background in working with companies that develop SOC. This position requires working on-site for one of our clients in San Jose, California.Responsibilities:Develop and execute verification plans for...
-
Design Verification Engineer
2 days ago
San Jose, CA, United States Oho Group Ltd Full timeTHIS IS NOT AN ENTRY LEVEL ROLE - PLEASE NO RECENT GRADUATESA $100m+ VC backed RISC-V scale up are looking for multiple Verification Engineers as they continue to accelerate their growth this year!They are at 400 people worldwide so have already been able to circumnavigate a lot of the typical speedbumps that effect early stage companies.They have in place...
-
Design Verification Engineer
1 month ago
San Jose, United States Insight Global Full timeRole: Verification Engineer (FPGA Design Focus)Type: Long Term ContractStart Date: ASAPPay: $60-80/hrOverview:We are looking for an experienced Verification Engineer with a focus on FPGA design to join our growing team in San Jose. The ideal candidate will have a strong background in Verilog, UVM (Universal Verification Methodology), and experience with...
-
Design Verification Engineer
1 month ago
San Jose, California, United States LeadStack Inc. Full timeJob Title: Design Verification EngineerLeadStack Inc. is a leading provider of contingent workforce solutions, partnering with top Fortune 500 brands. We're seeking a skilled Design Verification Engineer to contribute to the functional verification of GPU Subsystems.Responsibilities:Triage regression failures and update testbenchesDebug functional errors in...
-
Design Verification Engineer
2 days ago
San Jose, CA, United States Intelliswift Software Full timeTitle: Design Verification EngineerLocation: San Jose, CA, Austin, TX, Phoenix, AZDuration: 12 Months.Pay Rate: $75 to $80/hrJob Description:Testbench development - System Verilog UVM and C testsIntegration/development of C tests/APIs and SW build flowIntegration/development of UVM mailboxes and HW/SW communication componentsTest plan developmentPower Aware...
-
Design Verification Engineer
3 weeks ago
san jose, United States Acceler8 Talent Full timeAcceler8 Talent has recently partnered with a leading startup specializing in next-generation interconnect technologies designed for the future of HPC and AI applications. The company has successfully closed a large Series A funding round and secured a significant partnership with a global industry leader.They are looking for a Principal ASIC Design...
-
Design Verification Engineer
2 weeks ago
san jose, United States Acceler8 Talent Full timeAcceler8 Talent has recently partnered with a leading startup specializing in next-generation interconnect technologies designed for the future of HPC and AI applications. The company has successfully closed a large Series A funding round and secured a significant partnership with a global industry leader.They are looking for a Principal ASIC Design...
-
Digital Design Verification Engineer
3 weeks ago
San Jose, California, United States Broadcom Inc. Full timeJob Title: Senior Digital Design Verification EngineerJob Summary: Broadcom Inc. is seeking a highly skilled Senior Digital Design Verification Engineer to join our team. In this role, you will be responsible for designing and verifying digital circuits for our next-generation ASIC products.Key Responsibilities:Design and verify digital circuits for ASIC...
-
GPU Design Verification Engineer
4 weeks ago
San Jose, California, United States LeadStack Inc. Full timeJob Title: GPU Design Verification EngineerWe are seeking a highly skilled GPU Design Verification Engineer to join our team at LeadStack Inc. As a GPU Design Verification Engineer, you will play a critical role in ensuring the quality of our GPU architecture.Your primary responsibility will be to develop and implement verification environments and test...
-
Senior Design Verification Engineer
2 weeks ago
San Jose, California, United States Futran Tech Solutions Pvt. Ltd. Full timeJob Description:Futran Tech Solutions Pvt. Ltd. is seeking a highly skilled Senior Design Verification Engineer to lead our verification engineering team. The ideal candidate will have experience in design verification, particularly in the areas of SV UVM, constrained and random verification, and low power verification.Key Responsibilities:Lead the...
-
Principal IC Verification Application Engineer
3 weeks ago
San Jose, California, United States Cadence Design Systems Full timeAbout the RoleCadence Design Systems is seeking a highly skilled and experienced Verification Application Engineer to join our elite application engineering team for verification. As a key member of our North America Verification Field Applications Engineering (AE) Team, you will work directly with industry leading semiconductor and system companies to...
-
ASIC Design Verification Engineer
4 weeks ago
San Jose, California, United States XConn Technologies Holdings Inc. Full timeJob Title: ASIC Design Verification EngineerXConn Technologies Holdings Inc. is seeking a highly skilled ASIC Design Verification Engineer to join our team.Job SummaryWe are looking for a talented engineer to provide design verification services for our PCIe/CXL Switch SoCs. The ideal candidate will have a strong background in System Verilog, UVM, and...
-
AI Design Verification Engineer
3 weeks ago
San Jose, California, United States AMD Full timeTransforming Lives with AMD TechnologyWe are committed to enriching our industry, communities, and the world through innovative technology. Our mission is to build great products that accelerate next-generation computing experiences, from the data center to PCs and gaming. We strive for execution excellence, directness, humility, collaboration, and...
-
GPU Design Verification Engineer
3 weeks ago
San Jose, California, United States Mastech Digital Full timeJob DescriptionMastech Digital is seeking a skilled GPU Design Verification Engineer to join our team. As a GPU DV Engineer, you will be responsible for ensuring the quality and reliability of our GPU designs.Key Responsibilities:Design and verification of GPU architecturesDevelopment of verification plans and testbenchesCollaboration with cross-functional...
-
Design Verification Engineer
6 days ago
san jose, United States Canvendor Full timeCurrent state-of-the-art testbench development such as UVM methodologyExperience in design verification with UVM and SystemVerilog is a MUSTLocation -Hybrid 3 to 4 days per week Technical - As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities •...