Current jobs related to Design Verification Engineer - San Jose California United States - Acceler8 Talent

  • Design Verification Engineer

    3 weeks ago

    San Jose, California, United States Acceler8 Talent Full time

    Acceler8 Talent is working with a promising new startup creating AI chips specifically designed for certain model types. They're looking for an experienced Design Verification Engineer to join their team. Their first product is focused on transformer models and aims to deliver faster performance with lower latency than typical solutions.With their custom...

  • Design Verification Engineer

    2 weeks ago

    San Jose, United States Acceler8 Talent Full time

    Acceler8 Talent is working with a promising new startup creating AI chips specifically designed for certain model types. Theyre looking for an experienced Design Verification Engineer to join their team. Their first product is focused on transformer models and aims to deliver faster performance with lower latency than typical solutions. With their custom...

  • Design Verification Engineer

    2 weeks ago

    San Jose, United States Acceler8 Talent Full time

    Acceler8 Talent is working with a promising new startup creating AI chips specifically designed for certain model types. They're looking for an experienced Design Verification Engineer to join their team. Their first product is focused on transformer models and aims to deliver faster performance with lower latency than typical solutions.With their custom...

  • Design Verification Engineer

    4 weeks ago

    San Jose, United States Sintegra Full time

    Position Summary: We are seeking a highly skilled Design Verification Engineer with experience in domains such as PCIe and DDR. The ideal candidate will have a background in working with companies that develop SOC. This position requires working on-site for one of our clients in San Jose, California. Responsibilities: Develop and execute verification plans...

  • Design Verification Engineer

    4 weeks ago

    San Jose, United States Sintegra Inc. Full time

    Position Summary:We are seeking a highly skilled Design Verification Engineer with experience in domains such as PCIe and DDR. The ideal candidate will have a background in working with companies that develop SOC. This position requires working on-site for one of our clients in San Jose, California.Responsibilities:Develop and execute verification plans for...

  • Design Verification Engineer

    5 days ago

    San Jose, California, United States Sintegra Inc. Full time

    Position Summary:We are seeking a highly skilled Design Verification Engineer. The ideal candidate will have a background in working with companies that develop SOC. This position requires working on-site for one of our clients in San Jose, California.Responsibilities:Develop and execute verification plans for complex digital designs.Create and maintain...

  • Design Verification Engineer

    20 hours ago

    San Jose, California, United States Sintegra Inc. Full time

    Position Summary: We are seeking a highly skilled Design Verification Engineer. The ideal candidate will have a background in working with companies that develop SOC. This position requires working on-site for one of our clients in San Jose, California. Responsibilities: Develop and execute verification plans for complex digital designs. Create and...

  • Design Verification Engineer

    3 weeks ago

    San Jose, United States Ursus Inc Full time

    JOB TITLE: Design Verification Engineer LOCATION: San Jose, CA DURATION: 1 year PAY RANGE: $80.00 - $120.00/hr TOP 3 SKILLS: Proficient in System Verilog/UVM/OVM, OOP/C++ Knowledge of GPU, experience with Shader, Texture, or Memory System a plus Experience with code coverage and functional coverage driven verification methodology. COMPANY: Our client, a...

  • Design Verification Engineer

    4 weeks ago

    San Jose, United States Broadcom Corporation Full time

    Design Verification Engineer page is loaded Design Verification Engineer Apply locations USA-CA San Jose Innovation Drive time type Full time posted on Posted Yesterday job requisition id R022169 Job Description: The ASIC Product Division in Broadcom, a leading supplier of state-of-the-art SoC and embedded IP, is looking for qualified individuals to work in...

  • Design Verification Engineer

    3 weeks ago

    San Jose, United States Intelliswift - An LTTS Company Full time

    ASIC Design Verification EngineerFull time role.Sunnyvale, California or Austin, TexasNote: No hybrid or remoteJob Description & Skill RequirementDefine and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification.Develop functional tests based on verification test plan.Drive Design Verification to...

  • Design Verification Engineer

    3 weeks ago

    San Jose, California, United States Ursus Inc Full time

    JOB TITLE: Design Verification Engineer LOCATION: San Jose, CA DURATION: 1 year PAY RANGE: $80.00 - $120.00/hr TOP 3 SKILLS: Proficient in System Verilog/UVM/OVM, OOP/C++ Knowledge of GPU, experience with Shader, Texture, or Memory System a plus Experience with code coverage and functional coverage driven verification methodology. COMPANY: Our client, a...

  • Design Verification Engineer

    3 weeks ago

    San Jose, United States Ursus Inc Full time

    JOB TITLE: Design Verification Engineer LOCATION: San Jose, CA DURATION: 1 year PAY RANGE: $80.00 - $120.00/hr TOP 3 SKILLS: Proficient in System Verilog/UVM/OVM, OOP/C++ Knowledge of GPU, experience with Shader, Texture, or Memory System a plus Experience with code coverage and functional coverage driven verification methodology. COMPANY: Our client,...

  • Design Verification Engineer

    2 weeks ago

    San Jose, California, United States Ursus Inc Full time

    JOB TITLE: Design Verification Engineer LOCATION: San Jose, CA DURATION: 1 year PAY RANGE: $80.00 - $120.00/hr TOP 3 SKILLS: Proficient in System Verilog/UVM/OVM, OOP/C++ Knowledge of GPU, experience with Shader, Texture, or Memory System a plus Experience with code coverage and functional coverage driven verification methodology. COMPANY: Our client, a...

  • Design Verification Engineer

    3 weeks ago

    San Jose, United States Jobleads-US Full time

    Design Verification Engineer page is loadedDesign Verification EngineerApply locations USA-CA San Jose Innovation Drive time type Full time posted on Posted Yesterday job requisition id R022169Job Description:The ASIC Product Division in Broadcom, a leading supplier of state-of-the-art SoC and embedded IP, is looking for qualified individuals to work in SoC...

  • Design Verification Engineer

    1 week ago

    San Jose, California, United States ACL Digital Full time

    Responsibilities: Develop verification methodology and testbenches for digital and mixed-signal blocks. Test plan, coverage analysis and closure for parallel link and SerDes IP blocks and on-chip interconnects. Basic Qualifications: BS, MS in Electrical Engineering, Computer Engineering, or related fields. Experience: Experience in ASIC design...

  • Design Verification Engineer

    3 weeks ago

    San Jose, California, United States Quest Global Full time

    The RoleThe focus of this role is to plan, build, and execute the verification of new and existing features for our custom silicon/ASIC designs, resulting in zero bugs in the final design to ensure first time silicon success.THE PERSON:You have a passion for modern, complex processor architecture, digital design, and verification in general. You should be a...

  • Design Verification Engineer

    3 weeks ago

    San Jose, United States Acceler8 Talent Full time

    Acceler8 Talent has recently partnered with a leading startup specializing in next-generation interconnect technologies designed for the future of HPC and AI applications. The company has successfully closed a large Series A funding round and secured a significant partnership with a global industry leader.They are looking for a Principal ASIC Design...

  • Design Verification Engineer

    2 weeks ago

    San Jose, United States Quest Global Full time

    The Role The focus of this role is to plan, build, and execute the verification of new and existing features for our custom silicon/ASIC designs, resulting in zero bugs in the final design to ensure first time silicon success.THE PERSON:You have a passion for modern, complex processor architecture, digital design, and verification in general. You should be a...

  • Design Verification Engineer

    4 weeks ago

    San Jose, United States Quest Global Full time

    The Role The focus of this role is to plan, build, and execute the verification of new and existing features for our custom silicon/ASIC designs, resulting in zero bugs in the final design to ensure first time silicon success.THE PERSON:You have a passion for modern, complex processor architecture, digital design, and verification in general. You should be a...

  • Design Verification Engineer

    4 weeks ago

    San Jose, United States Tanisha Systems Full time

    Be among the first 25 applicants Senior Talent Acquisition at Tanisha Systems Inc Responsibilities: Bachelor’s degree in computer science, Electrical/Electronic Engineering 8+ years of Design verification experience. Strong understanding of design concepts and ASIC flow Prior work experience on IP, Subsystem and Soc verification. Strong/must have PCIe...

Design Verification Engineer

1 month ago

San Jose California United States Acceler8 Talent Full time

Acceler8 Talent has recently partnered with a leading startup specializing in next-generation interconnect technologies designed for the future of HPC and AI applications. The company has successfully closed a large Series A funding round and secured a significant partnership with a global industry leader.


They are looking for a Principal ASIC Design Verification Engineer who is an expert with PCIe and CXL to help them accelerate AI cloud computing.


As a Design Verification Engineer with this company you will work with test bench development using System Verilog and UVM as well as develop comprehensive test plans and cases with functional coverage, assertions, and coverage properties. You will also handle regression setup and debug at both RTL and gate sim levels in collaboration with the design team.


Requirements:

  • Possess a minimum of 10 years of experience in Design Verification.
  • Demonstrate extensive expertise in System Verilog, UVM, and verification coverage metrics.
  • Have familiarity with Synopsys PCIe/CXL VIP and Mentor Graphics QVIP.
  • Showcase robust proficiency in PCIe/CXL protocol, encompassing PHY/DLLP/TLP aspects.
  • Exhibit a deep understanding of peripheral protocols like UART, I2C, and SPI Flash.
  • Capable of proficiently scripting in Perl.


If you are interested in working on the forefront of interconnect technologies and AI cloud acceleration, please feel free to apply here or reach out directly at Jwhitcomb@acceler8talent.com