Physical Design Implementation Flow Development Engineer
1 month ago
Physical Design Implementation Flow Development Engineer
Job Description
- Develop flow and methodology for physical design implementation in advanced
- technology nodes, including 3nm.
- Responsibilities include physical design implementation methodology development for
- multi-hierarchy low-power designs including physical-aware logic synthesis, design for
- testability, floorplan, place & route, clock tree synthesis, routing, static timing analysis,
- IR Drop, EM, and physical verification.
- Support & resolve design and flow issues related to physical design implementation, identify potential solutions, and drive & implement methodology improvements.
Qualifications & Requirements
Basic Qualifications:
- Bachelor's degree in Electrical Engineering or Computer Science.
- 5-9 years’ experience in ASIC design flow usage & development.
- RTL2GDS experience on advanced technology nodes (7nm and below).
- Experience with low power implementation and signoff, power gating, multiple voltage
- rails, UPF knowledge.
- Experience with multi-clock and multi-power domain designs.
- Proficiency with ECO implementation for timing, functional and DFT modes.
- Experience in Block-level and Full-chip floor-planning and power grid planning.
- Experience in Block-level and Full-chip design implementation.
- Strong expertise in Python & TCL programming.
- In-depth experience working with EDA tools like Fusion Compiler, ICC2/Innovus, Primetime, Calibre.
-
Phoenix, AZ, 85004, Maricopa County, AZ, United States Experis Full timeJob Title : Physical Design Implementation Flow Development Engineer Location : Phoenix, AZ Duration : Long Term Job Description Develop flow and methodology for physical design implementation in advanced technology nodes, including 3nm. Responsibilities include physical design implementation methodology development for multi-hierarchy low-power...
-
Phoenix, AZ, 85004, Maricopa County, AZ, United States Experis Full timeRole: Physical Design-Power Integrity Flow Development Engineer Location: Phoenix, AZ Experience: 9 years Job Description Perform comprehensive power analysis in vector and vector-less modes of ASIC SoC design at different design stages from RTL to gate-level netlist. Develop & own power grid implementation of multi hierarchy low power designs...
-
RM - Physical Design Engineer (STA)
2 weeks ago
Phoenix, United States Expedite Technology Solutions LLC Full timeDuration:0-8 month(s) Description/Comment:LEVEL 9 CM&T Electrical Engineering - Design Integrated Circuits (IC) that power everyday electronic devices. Design custom or semi-custom silicon used on electronic devices, cloud infrastructure, machine learning, and AI computational platforms. Work across the entire silicon design lifecycle, including system...
-
Physical Design Engineer
2 weeks ago
Phoenix, United States Mastech Digital Full timeMastech Digital provides digital and mainstream technology staff as well as Digital Transformation Services for all American Corporations. We are currently seeking a Physical Design Engineer for our client in the IT-Services domain. We value our professionals, providing comprehensive benefits and the opportunity for growth. This is a Contract position, and...
-
Physical Design Engineer
4 weeks ago
Phoenix, AZ, 85001, Maricopa County, AZ, United States Experis Full timeL3(7-15 yrs.) or L4(15+ yrs.)) USC or GC ONLY ONSITE SOC Integration/STA/Synthesis Engineer Required Skills: Develop and own physical design implementation of multi-hierarchy low-power designs including physical-aware logic synthesis, design for testability, constraints, static timing analysis, formal verification, Gate level functional & timing ECO...
-
Physical Design
3 weeks ago
Phoenix, United States Experis Full timeL3 (7-15 yrs.) or L4(15+ yrs.)) USC or GC ONLY ONSITE SOC Integration/STA/Synthesis Engineer Required Skills: Develop and own physical design implementation of multi-hierarchy low-power designs including physical-aware logic synthesis, design for testability, constraints, static timing analysis, formal verification, Gate level functional & timing ECO...
-
Physical Design
24 hours ago
Phoenix, United States Experis Full timeL3 (7-15 yrs.) or L4(15+ yrs.)) USC or GC ONLY ONSITE SOC Integration/STA/Synthesis Engineer Required Skills: Develop and own physical design implementation of multi-hierarchy low-power designs including physical-aware logic synthesis, design for testability, constraints, static timing analysis, formal verification, Gate level functional & timing ECO...
-
Physical Design
3 weeks ago
Phoenix, United States Experis Full timeL3 (7-15 yrs.) or L4(15+ yrs.)) USC or GC ONLY ONSITE SOC Integration/STA/Synthesis Engineer Required Skills: Develop and own physical design implementation of multi-hierarchy low-power designs including physical-aware logic synthesis, design for testability, constraints, static timing analysis, formal verification, Gate level functional & timing ECO...
-
Senior Layout Design and EDA Tools Engineer
1 week ago
Phoenix, United States Intel Full timeJob Details: Job Description: Designs, implements, and verifies the layout design of test structures and circuits which enable the development of Intel's leading-edge silicon technologies. The test structures are tailored to model Quality and Reliability (QnR) parameters which are essential to the qualification life cycle for each technology. You will have...
-
Senior Layout Design and EDA Tools Engineer
1 week ago
Phoenix, United States Intel Full timeJob Details: Job Description: Designs, implements, and verifies the layout design of test structures and circuits which enable the development of Intel's leading-edge silicon technologies. The test structures are tailored to model Quality and Reliability (QnR) parameters which are essential to the qualification life cycle for each technology. You will have...
-
Phoenix, United States Intel Full timeJob Details: Job Description: Designs, implements, and verifies the layout design of test structures and circuits which enable the development of Intel's leading-edge silicon technologies. The test structures are tailored to model Quality and Reliability (QnR) parameters which are essential to the qualification life cycle for each technology. You will have...
-
Land Development
1 week ago
Phoenix, United States Larson Design Group Full timeJob DescriptionJob DescriptionAbout UsLarson Design Group (LDG) is an award-winning, employee-owned Architecture, Engineering, and Consulting Firm. Guided by our core values, we’re expanding our team, opening new offices, and adding new offerings to provide responsive, innovative solutions to clients nationwide. Being 100% employee-owned directly...
-
Land Development
9 hours ago
Phoenix, United States Larson Design Group Full timeJob DescriptionJob DescriptionAbout UsLarson Design Group (LDG) is an award-winning, employee-owned Architecture, Engineering, and Consulting Firm. Guided by our core values, we’re expanding our team, opening new offices, and adding new offerings to provide responsive, innovative solutions to clients nationwide. Being 100% employee-owned directly...
-
Analog Design Methodology Engineer
1 week ago
Phoenix, United States Intel Full timeAnalog Design Methodology Engineer page is loaded Analog Design Methodology Engineer Apply locations US, Arizona, Phoenix time type Full time posted on Posted 3 Days Ago job requisition id JR0261377 Job Details: Job Description: Conceptualizes, documents, and designs tools, flows, and methods (TFM) for use in the analog design of IPs, SoCs, and the...
-
Hiring Physical Design Engineer
2 weeks ago
Phoenix, United States Xoriant Corporation Full timeTitle: Physical Design EngineerLocation: Phoenix, AZDuration: 6+ Months (Possible extensions)Job Descriptions:Electrical Engineering - Design Integrated Circuits (IC) that power everyday electronic devices.Design custom or semi-custom silicon used on electronic devices, cloud infrastructure, machine learning, and AI computational platforms.Work across the...
-
FPGA DevOps Engineer
1 month ago
Phoenix, United States Experis Full timeJob Title : Physical Design Implementation Flow Development Engineer Location : Phoenix, AZ Duration : Long Term Note: W2 candidates only Job Description Develop flow and methodology for physical design implementation in advanced technology nodes, including 3nm. Responsibilities include physical design implementation methodology development for...
-
FPGA DevOps Engineer
2 days ago
Phoenix, United States Manpower Group Inc. Full timeJob Title : Physical Design Implementation Flow Development Engineer Location : Phoenix, AZ Duration : Long Term Note: W2 candidates only Job Description Develop flow and methodology for physical design implementation in advanced technology nodes, including 3nm. Responsibilities include physical design implementation methodology development for...
-
FPGA DevOps Engineer
22 hours ago
Phoenix, United States Manpower Group Inc. Full timeJob Title : Physical Design Implementation Flow Development Engineer Location : Phoenix, AZ Duration : Long Term Note: W2 candidates only Job Description Develop flow and methodology for physical design implementation in advanced technology nodes, including 3nm. Responsibilities include physical design implementation methodology development for...
-
Analog Design Methodology Engineer
2 weeks ago
Phoenix, United States Intel Full timeConceptualizes, documents, and designs tools, flows, and methods (TFM) for use in the analog design of I - Ps, SoCs, and the interaction/handoff/reuse between I - Ps and SoCs. Identifies, diagnoses, and improves the analog design flow, and develops a Design, Engineer, Automation Engineer, Business Services, Simulation
-
UX Design Engineer
2 weeks ago
Phoenix, United States Impetus Full timeImpetus Technologies is a software products and services company focused on creating powerful and intelligent enterprises through deep data awareness, data integration and advanced data analytics. Our products and services are designed to empower the real-time data driven enterprise, to help our clients win in the modern world of digital...