RTL design Engineer

4 months ago


San Jose, United States HCLTech Full time

Job Title: RTL design / Frond End Implementation

Location: San Jose, CA OR Austin, TX (Onsite)

Salary Range: $70-80/hr on W2

Job Type: Full-time

Company Overview:

HCL Technologies is a next-generation global technology company that helps enterprises reimagine their businesses for the digital age. Our technology products and services are built on four decades of innovation, with a world-renowned management philosophy, a strong culture of invention and risk-taking, and a relentless focus on customer relationships. HCL also takes pride in its many diversity, social responsibility, sustainability, and education initiatives. Through its worldwide network of R&D facilities and co-innovation labs, global delivery capabilities, and over 219,000 ‘Ideapreneurs’ across 60 countries, HCL delivers holistic services across industry verticals to leading enterprises, including 250 of the Fortune 500 and 650 of the Global 2000.

Enterprises across industries stand at an inflection point today. In order to thrive in the digital age, technologies such as analytics, cloud, IoT, and automation occupy center stage. In order to offer enterprises the maximum benefit of these technologies to further their business objectives, HCL offers an integrated portfolio of products and services through three business units. These are IT and Business Services (ITBS), Engineering and R&D Services (ERS), and Products and Platforms (P&P).


Job Description

  • Can you provide a JD for a Lint/CDC/RDC – Static check team members – 5-6 Years experience
  • At least 2 years experience working in RTL sign-off tools
  • Minimum experience in Lint, CDC, RDC Lints
  • Experience in adding CDC/RDC constraints
  • Experience in analysis CDC/RDC results and working with design team to disposition the issues
  • Experience in industry standard tools in Synopsys Spyglass or RealIntent is a must
  • Good to have experience in DFT, UPF lint
  • Good to have experience in FEBE tools like Synthesis, LEC, STA

Education and Experience

  • BS degree in Engineering/ Computer Science or a related field with 5+ years of relevant industry experience.

Benefits:

  • Health Insurance: Comprehensive medical, dental, and vision insurance.
  • Retirement Plan: 401(k) with company match.
  • Paid Time Off: Generous PTO policy including vacation, sick leave, and holidays.


  • RTL Design Engineer

    3 days ago


    San Jose, United States Synapse Design Inc. Full time

    RTL Design Skills Required:Strong Logic design and RTL coding SkillsLint CDC RDC analyze & resolve (3-6months)Knowledge of ARM CPU for programming, peripheral knowledge (I2C, SPI, UART, QSPI, SPMI).AMBA Interconnect (APB, AHB, AXI) Knowledge.If interested, please share your resume at SACHIN.VERMA@QUEST-GLOBAL.COM

  • RTL Design Engineer

    7 days ago


    San Jose, United States efabless.com Full time

    Job Title: RTL Design Engineer Location: Remote About Efabless: Efabless is the world's first platform for community-driven chip design and manufacturing. We empower engineers to design and produce custom chips at zero upfront cost, using our open-source design environment and a global network of manufacturing partners. Our mission is to democratize access...

  • RTL design engineer

    7 days ago


    San Jose, United States Della Infotech Full time

    Job Title: RTL design engineer Location: Bay Area, CA (Day 1 Onsite) Experience level: 8-10 years Candidate Roles and Responsibilities • Collaboration with offshore team. • IC role and offshore task coordination • Must have 10+ yr experience with ASIC design activities - Verilog RTL, testcase debug, netlist checks, CDC checks, coverage analysis, timing...


  • San Jose, United States Tripod Networking Full time

    The RTL design engineer will need strong RTL coding experience with ASIC frontend design flow experience including microarchitecture, lint check, CDC/RDC run/fixGood debugging skills as a block owner10+ years of RTL experience is preferableAny PCIe experience would be a big plus, but not a must-have requirement.


  • San Jose, United States Tripod Networking Full time

    The RTL design engineer will need strong RTL coding experience with ASIC frontend design flow experience including microarchitecture, lint check, CDC/RDC run/fixGood debugging skills as a block owner10+ years of RTL experience is preferableAny PCIe experience would be a big plus, but not a must-have requirement.

  • RTL Design Engineer

    7 days ago


    San Jose, United States ACL Digital Full time

    Preferred Experience Excellent track record in designing IP's, Subsystems involving CPUs, bus interconnects. Working experience on Fetch Unit, MMU/IO-MMU, Load-Store, RISCV-Privilege Architecture, Advance Interrupt Architecture. Worked with IP's or Subsystem involving CPUs like RISC-V, ARM or x86 is a big plus. Knowledge of computer architecture,...


  • San Jose, United States LanceSoft, Inc. Full time

    Must Have minimum 8+ Years of experience as RTL Design Engineer.Job Description:-10+ years of experience in RTL IP design (preferred) and/or SoC integration.Experienced in QC tools – Lint, CDC etc. DFT knowledge is preferred.Excellent communication skills.


  • San Jose, United States LanceSoft, Inc. Full time

    Must Have minimum 8+ Years of experience as RTL Design Engineer.Job Description:-10+ years of experience in RTL IP design (preferred) and/or SoC integration.Experienced in QC tools – Lint, CDC etc. DFT knowledge is preferred.Excellent communication skills.

  • RTL Design Engineer

    7 days ago


    San Jose, United States Advanced Micro Devices , Inc. Full time

    WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our...

  • RTL Design Engineer

    2 days ago


    San Jose, United States LanceSoft, Inc. Full time

    Pay rate - $80 to $90/hr on W26+ years' experience • Must have proven track record of ASIC design on several production tape-outs. • Experience in Designing RTL block for an SOC. • Experience in integrating ASIC IP into an SOC. • Experience with Arm architecture and APB, AXI, CHI protocols. • Experience with synthesis, static timing analysis &...

  • RTL Design Engineer

    6 days ago


    San Jose, United States LanceSoft, Inc. Full time

    Pay rate - $80 to $90/hr on W26+ years' experience • Must have proven track record of ASIC design on several production tape-outs. • Experience in Designing RTL block for an SOC. • Experience in integrating ASIC IP into an SOC. • Experience with Arm architecture and APB, AXI, CHI protocols. • Experience with synthesis, static timing analysis &...


  • San Jose, California, United States HCLTech Full time

    Job Title: Senior RTL Design Implementation EngineerLocation: San Jose, CA or Austin, TX (Onsite)Estimated Salary Range: $80,000 - $100,000 per yearAbout the CompanyHCL Technologies is a global technology leader that helps businesses thrive in the digital age. With a strong culture of innovation and risk-taking, we offer holistic services across industry...

  • RTL design Engineer

    2 months ago


    san jose, United States HCLTech Full time

    Job Title: RTL design / Frond End Implementation Location: San Jose, CA OR Austin, TX (Onsite)Salary Range: $70-80/hr on W2Job Type: Full-timeCompany Overview:HCL Technologies is a next-generation global technology company that helps enterprises reimagine their businesses for the digital age. Our technology products and services are built on four decades of...


  • San Jose, United States Advanced Micro Devices , Inc. Full time

    WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our...


  • San Jose, California, United States Cisco Full time

    Job OverviewWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at Cisco Silicon One. As part of this role, you will be responsible for designing and developing complex high-performance ASICs used in Cisco's networking products and third-party custom-built hardware solutions.About the RoleThis is a senior-level position that requires...

  • RTL Engineer

    6 days ago


    San Francisco Bay Area, United States Acceler8 Talent Full time

    We are seeking an RTL Engineer to join an extremely exciting startup that is developing a next-generation processor specifically optimized for large language models (LLMs). With an experienced leadership team from top tech companies, they are focused on achieving the highest performance and efficiency in the LLM space.Key Responsibilities:Develop and...


  • San Jose, United States CV Library Full time

    KEY RESPONSIBILITIES:• Write micro-architecture documentation and own major portions of the design and implementation of blocks to meet functional, timing, area, and power requirements.• Collaborate with architecture and hardware teams to understand the requirements.• Work with verification and physical design teams to achieve high quality design and...


  • San Jose, California, United States Cisco Full time

    Job SummaryWe are seeking an experienced ASIC verification engineer to join our team. As a key member of our design verification team, you will be responsible for verifying the functionality and performance of our high-end switching products. You will work closely with our front-end RTL design and verification teams, architects, SDK and software teams, and...

  • Design Engineer

    2 weeks ago


    San Jose, United States ZipRecruiter Full time

    Job DescriptionJob DescriptionSalary: DOE Job description Contribute to micro-architecture designs for state-of-the-art high-speed low-power digital IPs. Implement design modules using hardware description (HDL). Design schemes for multi-clock domain crossing and synchronization. Drive OVM/UVM design verification and support FPGA engineers for early...


  • San Jose, United States SQL Pager LLC Full time

    Job Description:Define block level micro-architecture and write design specificationRTL implementation of the specification while meeting power, area, timing constraintsWork with Verification team to verify functionalityWork with Backend team to go through ASIC flow to tape-out successWork with Firmware teams to develop APIs and help silicon bring...