Design Verification Engineer
15 hours ago
Design Verification Engineer – 6 Month Contract – Hybrid Onsite in San Jose (3/4 days a week in office)
The Company
We are currently recruiting for a well-known Electronics manufacturer, specifically for their research center which serves as a global hub for advanced innovation, driving breakthroughs in cutting-edge technology. With a strong presence worldwide, its teams focus on areas such as artificial intelligence, next-generation networks, robotics, IoT, and semiconductor development. Renowned for its collaborative environment, the center brings together world-class scientists and engineers to create transformative solutions that enhance user experiences across a diverse range of products
The Role
Join a dynamic team as a Design Verification Engineer, where you’ll play a crucial role in ensuring the functionality and reliability of GPU subsystems, including Shader, Texture, and Memory Systems. Your expertise will contribute to building robust, scalable verification environments and driving test coverage to closure. This is an opportunity to collaborate with architects and designers on cutting-edge GPU technologies. The roles responsibilities will involve
- Triage regression failures and implement testbench updates.
- Debug functional errors in RTL models using advanced simulation and debugging tools.
- Maintain efficient and clean regression processes.
- Develop scalable SystemVerilog/UVM testbenches for unit and/or cluster-level verification.
- Review architecture and micro-architecture specifications in detail.
- Collaborate closely with architects and RTL designers to align on functionality.
- Define, maintain, and execute comprehensive verification test plans.
- Generate and run test cases on logic simulation models.
- Develop functional coverage models and SystemVerilog assertions.
- Drive functional and code coverage to completion.
- Integrate C++ reference models into scoreboards for enhanced verification.
Requirements:
- 5–15 years of experience in a design verification role.
- Proficiency in SystemVerilog, UVM/OVM, and object-oriented programming with C++.
- Knowledge of GPU architecture; experience with Shader, Texture, or Memory Systems is a plus.
- Expertise in coverage-driven verification methodologies, including functional and code coverage.
- Hands-on experience with SystemVerilog/UVM constraint-random testbench creation and debugging.
- Strong scripting skills in Python or Perl for automation and process efficiency.
- Solid understanding of micro-architecture, logic design, FSMs, and datapath pipelines.
- Proven track record in test planning, testbench architecture, and coverage/assertion development.
- Strong debugging, programming, and algorithm development skills.
- Excellent communication skills, both verbal and written.
-
San Jose, California, United States Cadence Design Systems Full time**Company Overview**Cadence Design Systems is a leading technology company that empowers innovators to create products that shape the future of technology. Our mission is to deliver innovative design and verification solutions that help our customers achieve their goals.Our Stratus HLS team is driving a transformation in digital design by establishing...
-
Design Verification Engineer
19 hours ago
San Jose, United States Acceler8 Talent Full timeAcceler8 Talent is working with a promising new startup creating AI chips specifically designed for certain model types. They're looking for an experienced Design Verification Engineer to join their team. Their first product is focused on transformer models and aims to deliver faster performance with lower latency than typical solutions.With their custom...
-
Design Verification Engineer
19 hours ago
San Jose, United States Acceler8 Talent Full timeAcceler8 Talent is working with the most exciting up & coming startup company that is developing specialized AI chips tailored for specific model architectures. They are looking for a expert Design Verification Engineer. Their initial product focuses exclusively on transformer models, delivering significantly higher throughput and lower latency compared to...
-
Design Verification Engineer
19 hours ago
San Jose, United States Acceler8 Talent Full timeDesign Verification / Principal Emulation Engineer Acceler8 Talent is seeking an experienced Design Verification / Principal Emulation Engineer to join a high-performing San Francisco-based team, helping them create best-in-class silicon for high-performance and sustainable Generative AI. If you’re looking to make an impact in this exciting age of...
-
Design Verification Engineer
13 minutes ago
San Jose, United States Bayone Solutions Full timeHello, Please check the below requirement and let me know, if you are looking for a new project. Requisition Title: Design Verification Engineer Location: San Jose, CA / San Diego, CA / Austin, TX (Hybrid) Duration: 6+ months contract Job Description: As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such...
-
Senior Verification Engineer
5 days ago
San Jose, California, United States Cadence Design Systems Full timeCompany OverviewCadence Design Systems is a leader in electronic design, leveraging over 30 years of computational software expertise to deliver innovative solutions. Our Intelligent System Design strategy enables us to create software, hardware, and IP that turn design concepts into reality.Job DescriptionWe are seeking a Principal Product Engineer to lead...
-
Design Verification Engineer
19 hours ago
San Jose, United States Acceler8 Talent Full timeAcceler8 Talent has recently partnered with a leading startup specializing in next-generation interconnect technologies designed for the future of HPC and AI applications. The company has successfully closed a large Series A funding round and secured a significant partnership with a global industry leader.They are looking for a Principal ASIC Design...
-
Design Verification Engineer
15 hours ago
San Jose, United States Acceler8 Talent Full timeAcceler8 Talent has recently partnered with a leading startup specializing in next-generation interconnect technologies designed for the future of HPC and AI applications. The company has successfully closed a large Series A funding round and secured a significant partnership with a global industry leader.They are looking for a Principal ASIC Design...
-
Design Verification Engineer
16 hours ago
San Jose, United States Quest Global Full timeThe Role The focus of this role is to plan, build, and execute the verification of new and existing features for our custom silicon/ASIC designs, resulting in zero bugs in the final design to ensure first time silicon success.THE PERSON:You have a passion for modern, complex processor architecture, digital design, and verification in general. You should be a...
-
Design Verification Engineer
3 days ago
San Jose, United States ACL Digital Full timePosition: Design Verification EngineerLocation: San Jose/Austin (Onsite/Hybrid)Position Overview:5+ years of relevant experience in Design Verification.Experience with System Verilog and UVM is a must.Strong experience in testbench development such as UVM methodology.Experience in verification of SerDes IP block interfaces in a complex SoC fabric...
-
Design Verification Engineer
3 days ago
San Jose, United States ACL Digital Full timePosition: Design Verification EngineerLocation: San Jose/Austin (Onsite/Hybrid)Position Overview:5+ years of relevant experience in Design Verification.Experience with System Verilog and UVM is a must.Strong experience in testbench development such as UVM methodology.Experience in verification of SerDes IP block interfaces in a complex SoC fabric...
-
Design Verification Engineer
19 hours ago
San Jose, United States Fidelis Companies Full timePrincipal ASIC/SoC Verification EngineerRole OverviewAs a Principal ASIC/SoC Verification Engineer you'll play a pivotal role in verifying IP for ASIC products, including custom AI chips. This position demands expertise in IP and subsystem verification, particularly in SerDes and processor subsystems, among other IP components.Key Responsibilities:Architect...
-
Silicon Design Verification Engineer
5 days ago
San Jose, United States AMD Full timeWHAT YOU DO AT AMD CHANGES EVERYTHINGWe care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our...
-
Design Verification Engineer
5 days ago
San Jose, United States Oho Group Ltd Full timeTHIS IS NOT AN ENTRY LEVEL ROLE - PLEASE NO RECENT GRADUATESA $100m+ VC backed RISC-V scale up are looking for multiple Verification Engineers as they continue to accelerate their growth this year!They are at 400 people worldwide so have already been able to circumnavigate a lot of the typical speedbumps that effect early stage companies.They have in place...
-
Senior Design Verification Engineer
2 days ago
San Jose, United States Pace Engineering Recruiters Full timeAbout the RoleWe are seeking a highly skilled and detail-oriented ASIC Design Verification Engineer to join our dynamic team. In this role, you will be responsible for ensuring the functionality, performance, and reliability of complex ASIC designs through rigorous verification processes. You will collaborate closely with design, architecture, and system...
-
Senior Design Verification Engineer
2 days ago
San Jose, United States Pace Engineering Recruiters Full timeAbout the RoleWe are seeking a highly skilled and detail-oriented ASIC Design Verification Engineer to join our dynamic team. In this role, you will be responsible for ensuring the functionality, performance, and reliability of complex ASIC designs through rigorous verification processes. You will collaborate closely with design, architecture, and system...
-
Design Verification Engineer
15 hours ago
San Jose, United States Mastech Digital Full timeJob Title: Senior Design Verification EngineerLocation : San Jose, CA or San Diego, CA (Hybrid)Contract RoleRequirement:BS/MS/PhD (or equivalent experience) 12+ years of relevant experience in Verification. Must have knowledge of entire testbench , flow, setup and Assigning taskVerification: Experience at all level - Block level - subsystem level.Proficient...
-
Design Verification Engineer
18 hours ago
San Jose, United States Mastech Digital Full timeJob Title: Senior Design Verification EngineerLocation : San Jose, CA or San Diego, CA (Hybrid)Contract RoleRequirement:BS/MS/PhD (or equivalent experience) 12+ years of relevant experience in Verification. Must have knowledge of entire testbench , flow, setup and Assigning taskVerification: Experience at all level - Block level - subsystem level.Proficient...
-
Design Verification Engineer
5 days ago
San Jose, United States Mastech Digital Full timeJob Title: Senior Design Verification EngineerLocation : San Jose, CA or San Diego, CA (Hybrid)Contract RoleRequirement:BS/MS/PhD (or equivalent experience) 12+ years of relevant experience in Verification. Must have knowledge of entire testbench , flow, setup and Assigning taskVerification: Experience at all level - Block level - subsystem level.Proficient...
-
Design Verification Engineer
6 days ago
San Jose, United States Cisco Full timeMeet the teamThe Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world.Cisco Silicon One (#CiscoSiliconOne) is the...