Senior Design Verification Engineer
6 days ago
This AI/ML semiconductor startup who recently received over $200M in funding the past two years, is developing advanced networking hardware designed to enhance the performance and scalability of AI workloads in data centers.
They are looking for a Senior Design Verification Engineer to join their team In this role, you will contribute across the full lifecycle of complex chip development, from microarchitecture definition to DV infrastructure and test development, to post-silicon testing.
Full time role with hybrid work schedule in the SF Bay area, Boston, or Raleigh
Job Responsibilities
- Collaborate with hardware and software architects to transform product vision into comprehensive block-level and top-level tests with high coverage.
- Utilize advanced verification techniques to address the scale and performance demands of complex devices.
- Define and implement HW/SW co-simulation infrastructure.
- Execute verification strategies to ensure prototypes meet device and system-level requirements.
Job Requirements
- 5-12 years of experience with full chip verification
- Proven industry experience and successful track record in verifying chip- and block-level RTL designs for high-performance networking or computing chips, such as Network Interface Controllers, Smart-NICs, DPUs, accelerators, and/or switches in advanced silicon geometries
- Strong current knowledge of UVM constructs, components, and practices.
- Expert knowledge of SystemVerilog, as well as Python or other scripting languages.
-
Design Verification Engineer
2 weeks ago
San Francisco Bay Area, United States Acceler8 Talent Full timeAcceler8 Talent is working with a promising new startup creating AI chips specifically designed for certain model types. They're looking for an experienced Design Verification Engineer to join their team. Their first product is focused on transformer models and aims to deliver faster performance with lower latency than typical solutions.With their custom...
-
Design Verification Engineer
2 weeks ago
San Francisco Bay Area, United States Acceler8 Talent Full timeAcceler8 Talent is working with the most exciting up & coming startup company that is developing specialized AI chips tailored for specific model architectures. They are looking for a expert Design Verification Engineer. Their initial product focuses exclusively on transformer models, delivering significantly higher throughput and lower latency compared to...
-
Senior Design Verification Engineer
3 weeks ago
San Francisco Bay Area, United States Quest Global Full timeQuest Global is looking to add experience in design verification team. We are looking for a dynamic engineer to be part of our organization. Please review below job description ::Title :: Design Verification EngineerLocation: San Jose,CA* Excellent SV-UVM knowledge * Exp in Building components * Good knowledge of AXI, OCP * Good to have: TCL, Python. *...
-
Design Verification Engineer
6 days ago
San Francisco Bay Area, United States Fidelis Companies Full timePrincipal ASIC/SoC Verification EngineerRole OverviewAs a Principal ASIC/SoC Verification Engineer you'll play a pivotal role in verifying IP for ASIC products, including custom AI chips. This position demands expertise in IP and subsystem verification, particularly in SerDes and processor subsystems, among other IP components.Key Responsibilities:Architect...
-
Design Verification Engineer
6 days ago
San Francisco Bay Area, United States Acceler8 Talent Full timeSoC Design Verification EngineerHow has GenerativeAI changed the way data center infrastructure is built and scaled? How can a new interconnect architecture reduce bottlenecks in hyper-distributed systems? If you're passionate about building ground-breaking products to connect and move data across AI infrastructure, this opportunity might be for you!...
-
san francisco bay area, United States Acceler8 Talent Full timeAcceler8 Talent is working with a promising new startup creating AI chips specifically designed for certain model types. They're looking for an experienced Design Verification Engineer to join their team. Their first product is focused on transformer models and aims to deliver faster performance with lower latency than typical solutions.With their custom...
-
Lead Design Verification Engineer
6 days ago
San Francisco Bay Area, United States SBT Full timeSBT is the exclusive executive recruiting firm for this confidential position.This confidential company is strategically bringing on a hands-on technical DV lead. In this role, the verification expert will be collaborating cross-functionally with a talented team of systems HW engineers and SW architects in developing cutting-edge computing systems. This...
-
Design Verification Lead
6 days ago
San Francisco Bay Area, United States Acceler8 Talent Full timeAcceler8 Talent is seeking a Design Verification Lead for one of the leading semiconductor/AI startups. This position can be based in the San Francisco Bay Area or Pittsburgh, PA.They are aiming to create the world's most energy-efficient general-purpose computer processor, utilizing technology that consumes 100 times less energy than leading ultra-low-power...
-
Senior Design Verification Engineer
2 months ago
San Jose, United States Mirafra Technologies Full timeSenior DV EngineersArchitect block and full-chip verification environments using HVLs and constrained random techniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog, SVA ○ Develop test plans and coverage metrics from specifications and write block and chip-level tests. ○ Debug RTL and Gate simulations and work...
-
Senior Design Verification Engineer
2 months ago
san jose, United States Mirafra Technologies Full timeSenior DV EngineersArchitect block and full-chip verification environments using HVLs and constrained random techniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog, SVA ○ Develop test plans and coverage metrics from specifications and write block and chip-level tests. ○ Debug RTL and Gate simulations and work...
-
Design Verification Engineer
2 days ago
San Francisco, United States Intelliswift Software Full timeASIC Design Verification EngineerFull time role.Sunnyvale, California or Austin, TexasNote: No hybrid or remoteJob Description & Skill RequirementDefine and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification.Develop functional tests based on verification test plan.Drive Design Verification to...
-
Senior Design Verification Engineer
7 months ago
San Jose, United States Mastech Digital Full timeJob Title: Senior Design Verification EngineerLocation : San Jose, CA or San Diego, CA (Hybrid)Contract RoleRequirement:BS/MS/PhD (or equivalent experience) 12+ years of relevant experience in Verification. Must have knowledge of entire testbench , flow, setup and Assigning taskVerification: Experience at all level - Block level - subsystem level.Proficient...
-
Senior IC Design Verification Engineer
6 days ago
San Jose, California, United States Motive Companies Full timeJob Description: Senior IC Design Verification EngineerWe are looking for a highly skilled Senior IC Design Verification Engineer to join our team at Motive Companies. In this role, you will be responsible for performing complex failure analysis and providing technical support to our customers.Responsibilities:Performing power supply or system level failure...
-
Senior Design Verification Engineer
2 days ago
San Jose, United States Mirafra Technologies Full timeSenior Design Verification Engineers- GPUResponsibilities • Triage regression failures and make testbench updates • Debug functional errors in RTL model using simulation and debug tools. • Maintain efficient and clean regression status • Develop Scalable SystemVerilog/UVM testbenches for unit level and/or Cluster level verification. • Review...
-
Senior Design Verification Engineer
4 months ago
San Jose, United States Mirafra Technologies Full timeSenior Design Verification Engineers- GPUResponsibilities • Triage regression failures and make testbench updates • Debug functional errors in RTL model using simulation and debug tools. • Maintain efficient and clean regression status • Develop Scalable SystemVerilog/UVM testbenches for unit level and/or Cluster level verification. • Review...
-
san francisco, United States Acceler8 Talent Full timeThis AI/ML semiconductor startup who recently received over $200M in funding the past two years, is developing advanced networking hardware designed to enhance the performance and scalability of AI workloads in data centers.They are looking for a Senior Design Verification Engineer to join their team! In this role, you will contribute across the full...
-
Design Verification Engineer
3 months ago
san jose, United States Mastech Digital Full timeJob Title: Senior Design Verification EngineerLocation : San Jose, CA or San Diego, CA (Hybrid)Contract RoleRequirement:BS/MS/PhD (or equivalent experience) 12+ years of relevant experience in Verification. Must have knowledge of entire testbench , flow, setup and Assigning taskVerification: Experience at all level - Block level - subsystem level.Proficient...
-
Design Verification Engineer
2 months ago
san jose, United States Mastech Digital Full timeJob Title: Senior Design Verification EngineerLocation : San Jose, CA or San Diego, CA (Hybrid)Contract RoleRequirement:BS/MS/PhD (or equivalent experience) 12+ years of relevant experience in Verification. Must have knowledge of entire testbench , flow, setup and Assigning taskVerification: Experience at all level - Block level - subsystem level.Proficient...
-
Design Verification Engineer
5 days ago
San Jose, United States Mastech Digital Full timeJob Title: Senior Design Verification EngineerLocation : San Jose, CA or San Diego, CA (Hybrid)Contract RoleRequirement:BS/MS/PhD (or equivalent experience) 12+ years of relevant experience in Verification. Must have knowledge of entire testbench , flow, setup and Assigning taskVerification: Experience at all level - Block level - subsystem level.Proficient...
-
Design Verification Engineer
2 days ago
San Jose, United States LanceSoft, Inc. Full timeJob Title: Design Verification EngineerLocation: San Jose, CA (Onsite)Pay rate -$100/hr on W2KEY RESPONSIBILITIES: • Define verification plan, and provide technical direction to execution teams • Comprehend AMS, Firmware and design spec. Work with other functional leads to come up with a DV plan and execute the plan. • Create UVM/SystemVerilog based...