Principal Synthesis Engineer

1 week ago


San Jose, United States Triton R&D Consulting, LLC Full time

Job Description:


As an ASIC front to back design lead, you will lead the establishing & maintaining Synthesis, STA, Equivalency flows. You will be working with the ASIC design engineers to ensure high quality RTL, design constraints & Netlist preparation to hand off to a third-party physical design company. You will be responsible for ensuring the physical design partner receives Netlist & assist them with the design constraints issues as well as overseeing the floor planning, place & route & CDC placements.


• Build flows for methodologies incorporating front to back flow for Lint, Synthesis, prime time timing analysis, CDC & equivalency check.

• Writing scripts & establishing automation for Synthesis & Prime time tools.

• Provide support for ASIC tools and flows

• Work with 3rd party vendor with the Netlist hand-off & oversee the physical design & ensure a clean tape out.

• Full chip & block level timing constraints ensuring area & timing optimization

• Implement functional ECOs

• Monitoring DFT insertion for scan, memory Bist & Loopback tests mechanisms.

Requirements:

• BS or MS in Electrical or Computer engineering.

• 10+ years of experience in chip development & familiarity with ASIC CAD & EDA tools • Knowledge with Synopsys synthesis & STA tools

. • Experience with high gate count ASICs

• Experience with ASIC methodologies such as Verilog design, Lint, Synthesis, STA & DFT.

• Strong track record of hierarchical synthesis, STA, Lint, CDC & LEC methodologies, • Strong experience in design constraints

• Solid experience in Hierarchical Synthesis & Static timing analysis.

• Proficiency in Perl scripting for automation



  • san jose, United States Triton R&D Consulting, LLC Full time

    Job Description: As an ASIC front to back design lead, you will lead the establishing & maintaining Synthesis, STA, Equivalency flows. You will be working with the ASIC design engineers to ensure high quality RTL, design constraints & Netlist preparation to hand off to a third-party physical design company. You will be responsible for ensuring the physical...


  • San Jose, United States Triton R&D Consulting, LLC Full time

    Job Description: As an ASIC front to back design lead, you will lead the establishing & maintaining Synthesis, STA, Equivalency flows. You will be working with the ASIC design engineers to ensure high quality RTL, design constraints & Netlist preparation to hand off to a third-party physical design company. You will be responsible for ensuring the physical...


  • San Jose, California, United States Triton R&D Consulting, LLC Full time

    Job Title: Principal ASIC Design EngineerJob Summary:We are seeking a highly skilled Principal ASIC Design Engineer to lead our front to back design efforts. As an expert in ASIC design, you will be responsible for establishing and maintaining synthesis, static timing analysis, and equivalency flows. You will work closely with ASIC design engineers to ensure...


  • San Jose, California, United States Capgemini Engineering Full time

    Job Title: Genus Synthesis and LEC EngineerCapgemini Engineering is seeking a highly skilled Genus Synthesis and LEC Engineer to join our team. As a key member of our engineering team, you will be responsible for designing and implementing Genus Synthesis and LEC solutions for our clients.Key Responsibilities:Design and implement Genus Synthesis and LEC...


  • San Jose, California, United States Capgemini Engineering Full time

    Job Title: Genus Synthesis and LEC EngineerLocation: San Jose, CAJob Description:We are seeking a highly skilled Genus Synthesis and LEC Engineer to join our team at Capgemini Engineering. As a key member of our engineering team, you will be responsible for designing and implementing Genus Synthesis and LEC solutions for our clients.Key...


  • San Jose, United States Sintegra Inc. Full time

    As a Synthesis Power Engineer on the chip team, you will be working to create low-power solutions for SoCs in advanced technology nodes. You will define and drive the power estimation and optimization methodology from architecture to implementation and sign-off. You will define the requirements for power estimation and analyse and find power bottlenecks in...


  • san jose, United States Sintegra Inc. Full time

    As a Synthesis Power Engineer on the chip team, you will be working to create low-power solutions for SoCs in advanced technology nodes. You will define and drive the power estimation and optimization methodology from architecture to implementation and sign-off. You will define the requirements for power estimation and analyse and find power bottlenecks in...


  • San Jose, United States Sintegra Inc. Full time

    As a Synthesis Power Engineer on the chip team, you will be working to create low-power solutions for SoCs in advanced technology nodes. You will define and drive the power estimation and optimization methodology from architecture to implementation and sign-off. You will define the requirements for power estimation and analyse and find power bottlenecks in...


  • san jose, United States Sintegra Inc. Full time

    As a Synthesis Power Engineer on the chip team, you will be working to create low-power solutions for SoCs in advanced technology nodes. You will define and drive the power estimation and optimization methodology from architecture to implementation and sign-off. You will define the requirements for power estimation and analyse and find power bottlenecks in...


  • San Jose, California, United States Capgemini Engineering Full time

    Job Title: Genus Synthesis and LEC EngineerCapgemini Engineering is seeking a highly skilled Genus Synthesis and LEC Engineer to join our team. As a key member of our engineering team, you will be responsible for designing and implementing Genus Synthesis and LEC solutions for our clients.Key Responsibilities:Design and implement Genus Synthesis and LEC...


  • San Jose, United States Capgemini Engineering Full time

    Position: Genus Synthesis and LEC EngineerLocation: San Jose CA (100% Onsite)Job description:We are looking for Genus Synthesis and LEC Engineer.Key responsibilities:Run Genus Synthesis & Physical Aware FlowRun LEC/ConformalDebug issue and provide updatesRequired Skills:Proficiency with Cadence Genus ExperienceHands on with Cadence tools, DFT flow & physical...


  • san jose, United States Capgemini Engineering Full time

    Position: Genus Synthesis and LEC EngineerLocation: San Jose CA (100% Onsite)Job description:We are looking for Genus Synthesis and LEC Engineer.Key responsibilities:Run Genus Synthesis & Physical Aware FlowRun LEC/ConformalDebug issue and provide updatesRequired Skills:Proficiency with Cadence Genus ExperienceHands on with Cadence tools, DFT flow & physical...


  • San Jose, United States Capgemini Engineering Full time

    Position: Genus Synthesis and LEC EngineerLocation: San Jose CA (100% Onsite)Job description:We are looking for Genus Synthesis and LEC Engineer.Key responsibilities:Run Genus Synthesis & Physical Aware FlowRun LEC/ConformalDebug issue and provide updatesRequired Skills:Proficiency with Cadence Genus ExperienceHands on with Cadence tools, DFT flow & physical...


  • San Jose, California, United States Capgemini Full time

    Job DescriptionWe are seeking a highly skilled Genus Synthesis and LEC Engineer to join our team at Capgemini Engineering. As a key member of our team, you will be responsible for designing and implementing Genus Synthesis and LEC solutions for our clients.Key ResponsibilitiesDesign and implement Genus Synthesis and LEC solutions for clientsRun Genus...


  • San Jose, California, United States XConn Technologies Holdings Inc. Full time

    Job Title: Principal Design EngineerXConn Technologies Holdings Inc. is a leading-edge company in the Silicon Valley, specializing in the development of cutting-edge PCIe & CXL Switches for AI/ML and Data Center applications. We are seeking a highly motivated and passionate Principal Design Engineer to lead the design of our PCIe/CXL switch subsystem.Job...


  • San Jose, California, United States Sintegra Inc. Full time

    Job Title: Synthesis Power EngineerSintegra Inc. is seeking a highly skilled Synthesis Power Engineer to join our chip team. As a key member of our team, you will be responsible for creating low-power solutions for SoCs in advanced technology nodes.Key Responsibilities:Define and drive the power estimation and optimization methodology from architecture to...


  • San Jose, California, United States Capgemini Full time

    Job DescriptionWe are seeking a highly skilled Genus Synthesis and LEC Engineer to join our team at Capgemini. As a key member of our engineering team, you will be responsible for designing and implementing Genus Synthesis and LEC solutions for our clients.Key Responsibilities:Run Genus Synthesis & Physical Aware FlowRun LEC/ConformalDebug issue and provide...


  • San Jose, California, United States Capgemini Engineering Full time

    Job Description:Capgemini Engineering is seeking a highly skilled Genus Synthesis and LEC Engineer to join our team. As a key member of our engineering team, you will be responsible for designing and developing Genus Synthesis and LEC solutions.Key Responsibilities:Design and develop Genus Synthesis and LEC solutionsRun Genus Synthesis & Physical Aware...


  • San Jose, California, United States Capgemini Full time

    Job DescriptionWe are seeking a highly skilled Genus Synthesis and LEC Engineer to join our team. As a key member of our engineering team, you will be responsible for designing and implementing high-speed digital circuits using Cadence Genus.Key Responsibilities:Run Genus Synthesis & Physical Aware FlowRun LEC/ConformalDebug issues and provide...


  • San Jose, California, United States Capgemini Full time

    Job Description:We are seeking a highly skilled Genus Synthesis and LEC Engineer to join our team at Capgemini Engineering. As a key member of our team, you will be responsible for designing and implementing high-speed digital circuits using Cadence Genus tools.Key Responsibilities:Run Genus Synthesis & Physical Aware FlowRun LEC/ConformalDebug issue and...