Lead Physical Design Engineer
7 days ago
Location:- San Francisco Bay Area (Onsite)
Hourly Pay Rate Range - $60.00 to $90.00/HR (Depending on working experience)
Note:-Candidate must have 8+ years of working experience
Job Description:
Work closely with logic design team to define physical architecture and drive physical aspects during the design cycle.
Collaborate across teams (physical design, logic design, package, DFT and test).
Hands-on synthesis and PnR using industry standard tools for high-speed digital designs in advanced process nodes.
Perform all aspects of sign-off including power, timing, physical verification checks, and design closure.
Experience
12+ years of experience in Physical Design and timing closure.
Hands-on experience in synthesis, PnR and STA using Cadence/Synopsys tools for complex digital designs in 7nm and below.
Must have experience of multiple large SoC tapeouts in advanced nodes including hands-on experience in chip-level physical design and STA closure.
Strong experience in SOC/ASIC/GPU/CPU design flows on taped out designs, expertise in timing closure at block/chip levels and ECO flows.
Employee Benefits:
At LanceSoft, full time regular employees who work a minimum of 30 hours a week or more are entitled to the following benefits:
Four options of medical
Insurance
Dental and Vision
Insurance
401k Contributions
Critical Illness
Insurance
Voluntary Permanent Life
Insurance
Accident Insurance
Other Employee Perks
About LanceSoft
LanceSoft is rated as one of the largest staffing
firms in the US by SIA. Our mission is to establish global cross-culture human
connections that further the careers of our employees and strengthen the
businesses of our clients. We are driven to use the power of our global network
to connect businesses with the right people, and people with the right
businesses without bias. We provide Global Workforce Solutions with a human
touch.
EEO Employer
LanceSoft is a certified
Minority Business Enterprise (MBE) and an equal opportunity employer. We
prohibit discrimination and harassment of any kind based on race, color, sex,
religion, sexual orientation, national origin, disability, genetic information,
pregnancy, or any other protected characteristic as outlined by federal, state,
or local laws.
This policy applies to all
employment practices within our organization, including hiring, recruiting,
promotion, termination, layoff, recall, leave of absence, compensation,
benefits, training, and apprenticeship. LanceSoft makes hiring decisions based solely
on qualifications, merit, and business needs at the time.
Want to read more about LanceSoft?
Click here to visit our website - www.lancesoft.com
-
Physical Design Engineer
7 days ago
San Francisco Bay Area, United States Acceler8 Talent Full timePhysical Design EngineerHow has GenerativeAI changed the way data center infrastructure is built and scaled? How can a new interconnect architecture reduce bottlenecks in hyper-distributed systems? If you're passionate about building ground-breaking products to connect and move data across AI infrastructure, this opportunity might be for you! Acceler8 Talent...
-
Physical Design Engineer
7 days ago
San Francisco Bay Area, United States Socionext US Full timePhysical Design Engineer – Milpitas, CA DescriptionSocionext Inc. (SNI) is an innovative enterprise that designs, develops and delivers System-on-Chip products to customers worldwide. The company is focused on AR/VR, imaging, networking, storage and other dynamic technologies that drive today’s leading-edge applications. Socionext combines world-class...
-
Physical Design Engineer
7 days ago
San Francisco Bay Area, United States Acceler8 Talent Full timeWe are seeking a Physical Design Engineer to join an extremely exciting startup that is developing a next-generation processor specifically optimized for large language models (LLMs). With an experienced leadership team from top tech companies, they are focused on achieving the highest performance and efficiency in the LLM space.Key...
-
Physical Design Engineer
7 days ago
San Francisco Bay Area, United States Fidelis Companies Full timePhysical Design Engineer – San JosePosition OverviewThis role focuses on the physical design of integrated circuits (ICs), where you will be responsible for the end-to-end implementation of physical design processes, including synthesis, floorplanning, clock tree synthesis (CTS), and place and route. You will work on high-speed designs and contribute to...
-
Sr. Director Physical Design Engineer
7 days ago
San Francisco Bay Area, United States Acceler8 Talent Full timeWe are looking for a Sr. Director Physical Design Engineer to join a fast-growing startup that is developing a revolutionary processor designed to significantly outperform traditional GPUs for Generative AI workloads.Key Responsibilities:Lead the physical design of a high-performance processor tailored for AI workloads.Work closely with architecture and...
-
san francisco bay area, United States Acceler8 Talent Full timeWe are looking for a Sr. Director Physical Design Engineer to join a fast-growing startup that is developing a revolutionary processor designed to significantly outperform traditional GPUs for Generative AI workloads.Key Responsibilities:Lead the physical design of a high-performance processor tailored for AI workloads.Work closely with architecture and...
-
Fidelis Companies | Physical Design Engineer
5 days ago
san francisco bay area, United States Fidelis Companies Full timePhysical Design Engineer – San JosePosition OverviewThis role focuses on the physical design of integrated circuits (ICs), where you will be responsible for the end-to-end implementation of physical design processes, including synthesis, floorplanning, clock tree synthesis (CTS), and place and route. You will work on high-speed designs and contribute to...
-
Senior Physical Design Engineer
7 days ago
San Francisco Bay Area, United States Acceler8 Talent Full timeAcceler8 Talent is working with the most exciting up & coming startup company that is developing specialized AI chips tailored for specific model architectures. They are looking for a expert Physical Design Engineer. Their initial product focuses exclusively on transformer models, delivering significantly higher throughput and lower latency compared to...
-
Lead Engineer
3 weeks ago
San Francisco Bay Area, United States Tara Technical Solutions (TTS) Full timeDFT Verification Lead Engineer:HBM/DDR/SERDES Verification Lead Engineer . HBM and SerDes DFT Verification Engineer/ HBM, DDR and SerDes designs through comprehensive Design for Test (DFT) verification strategies. Key Responsibilities:Implement and verify DFT methodologies specifically for HBM, DDR and SerDes designs.Collaborate with design and architecture...
-
Interior Designer
3 weeks ago
San Francisco Bay Area, United States Timeline Design+Build Full timeOverview:The Interior Designer plays a vital role in the Timeline Design + Build process by leading and coordinating design teams, guiding clients through design decisions, and ensuring all aspects of the design are completed before construction begins. This role involves balancing creativity with project timelines, documentation, and collaboration, setting...
-
Lead Design Verification Engineer
7 days ago
San Francisco Bay Area, United States SBT Full timeSBT is the exclusive executive recruiting firm for this confidential position.This confidential company is strategically bringing on a hands-on technical DV lead. In this role, the verification expert will be collaborating cross-functionally with a talented team of systems HW engineers and SW architects in developing cutting-edge computing systems. This...
-
Design Verification Lead
7 days ago
San Francisco Bay Area, United States Acceler8 Talent Full timeAcceler8 Talent is seeking a Design Verification Lead for one of the leading semiconductor/AI startups. This position can be based in the San Francisco Bay Area or Pittsburgh, PA.They are aiming to create the world's most energy-efficient general-purpose computer processor, utilizing technology that consumes 100 times less energy than leading ultra-low-power...
-
ASIC Design Engineer
7 days ago
San Francisco Bay Area, United States Acceler8 Talent Full timeASIC Design EngineerRevolutionizing computing with cutting-edge hardware and software, this startup, led by industry titans and backed by $50 million, is redefining the future. At the forefront of distributed systems, they are developing a groundbreaking fabric that doubles IO per dollar, addressing critical bottlenecks in next-gen computing.They are seeking...
-
Digital Design Engineer
7 days ago
San Francisco Bay Area, United States Acceler8 Talent Full timeRTL Design EngineerHow has GenerativeAI changed the way data center infrastructure is built and scaled? How can a new interconnect architecture reduce bottlenecks in hyper-distributed systems? If you're passionate about building ground-breaking products to connect and move data across AI infrastructure, this opportunity might be for you! Acceler8 Talent is...
-
Physical Design Engineer
4 days ago
San Francisco, United States Lumicity Full timeLumicity are excited to partner with our client, an innovative early-stage startup, seeking a Senior Physical Design Engineer to join their growing team. If you are looking to influence cutting-edge technology from the ground up, we want to hear from you.Key Responsibilities:Lead physical design efforts for low-power, multi-hierarchy ASICs, focusing on...
-
Product Design Engineer
7 days ago
San Francisco Bay Area, United States Lumicity Full timeThis role offers an exciting opportunity to join one of the fastest-growing consumer electronics startups in the Bay Area. With strong partnerships with industry-leading organizations, substantial investments, and driving revenue from existing products, the company is well-positioned for continued success.In this position, you’ll take ownership of leading...
-
Design Verification Engineer
7 days ago
San Francisco Bay Area, United States Acceler8 Talent Full timeSoC Design Verification EngineerHow has GenerativeAI changed the way data center infrastructure is built and scaled? How can a new interconnect architecture reduce bottlenecks in hyper-distributed systems? If you're passionate about building ground-breaking products to connect and move data across AI infrastructure, this opportunity might be for you!...
-
Memory Design Engineer
3 weeks ago
San Francisco Bay Area, United States Acceler8 Talent Full timeWe are looking for a Memory Design Engineer to join a fast-growing startup that is developing a revolutionary processor designed to significantly outperform traditional GPUs for Generative AIworkloads.Key Responsibilities:Design and optimize memory subsystems, including HBM, for high-performance processors tailored for AI workloads.Work closely with...
-
ASIC Package Design Engineer
7 days ago
San Francisco Bay Area, United States Socionext US Full timeSocionext America Inc. (SNA) Socionext Inc. (SNI) is a new, innovative enterprise that designs, develops and delivers System-on-Chip products to customers worldwide. The company is focused on imaging, networking, server and other dynamic technologies that drive today’s leading-edge applications. Socionext combines world-class expertise, experience, and an...
-
Physical Design Lead
4 weeks ago
San Francisco, CA, United States Eliyan Full timeJoin the leading chiplet startup! As the Eliyan Physical Design Engineer/Lead, you will be working at a fast-paced early-stage startup creating technologies that fuel tomorrow’s chiplet based systems with best-in-class power, area, manufacturability, and design flexibility. You will be defining, implementing, and ensuring correctness of 8GHz+ high speed...