Senior Physical Design Synthesis Engineer

1 week ago


San Jose, California, United States Indie Semiconductor Full time
New Perspective About an Exciting Opportunity

Are you enthusiastic about contributing to a dynamic and innovative work environment? At a company that values teamwork and strives for excellence?

**indie** is at the forefront of the Autotech revolution, pioneering next-generation automotive semiconductors and software platforms. Our primary focus is on advanced sensors such as LiDAR, radar, ultrasound, and vision for a wide range of applications, from Advanced Driver Assistance Systems (ADAS) to autonomous vehicles, connected cars, user experience enhancements, and electrification technologies.

Join us as part of the **Vision** business unit, dedicated to developing power-efficient System-on-a-Chip (SoC) ASIC devices for the automotive industry.

**Roles and Responsibilities**
  • Develop and optimize synthesis flows for ASICs within the Vision BU.
  • Enhance existing synthesis processes for improved runtimes and Power, Performance, Area (PPA) metrics.
  • Offer insights on design aspects, timing, floor planning, and ensure efficient RTL to Netlist hand-off. Integrate DFT features into synthesis flow as required.
  • Ensure accurate propagation of Design Constraints from block level to SoC.
  • Oversee equivalence checking across various netlist generation stages and ECO implementation.
  • Establish robust release procedures with PD Vendors to meet set targets and milestones consistently.
**Requirements**
  • Bachelor's degree in Electrical/Computer Engineering (Master's degree desired)
  • Over 10 years of experience managing complete lifecycle of multiple ASICs across various technology nodes.
  • Demonstrated proficiency with industry-standard Synthesis tools and practices.
  • Knowledge of Synopsys DC tool suite is a plus.
  • Strong background in Static Timing Analysis and timing closure strategies.
  • Ability to collaborate with PD vendor using different Back-End tools compared to Vision BU's synthesis tools.
  • Familiarity with automation tools and scripting languages such as TCL, Perl, Python, etc.
  • Ensure synthesis scripts aid block level designers in early identification and resolution of design issues.
  • Team player with proactive nature, adept at problem-solving.
  • Effective written and verbal communication skills.
**indie Semiconductor** and its subsidiaries are committed to equal opportunity employment, embracing diversity without discrimination based on various personal attributes.

We welcome applications from all qualified individuals and guarantee compliance with relevant laws for the recruitment process.

Regarding recruitment agencies: **indie Semiconductor** does not entertain unsolicited resumes and disclaims any responsibility for associated fees.

  • San Jose, California, United States Cadence Design Systems Full time

    At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.Seeking a highly motivated engineer who can drive improvement to Cadences synthesis products from a design perspective. The position provides an excellent opportunity to work closely with the R&D team to define the roadmap of the products.The...


  • San Jose, California, United States Sintegra Inc. Full time

    At Sintegra Inc. we are seeking a skilled Physical Design Engineer to join our team in San Jose, CA. The ideal candidate will have a strong background in block-level design from RTL-to-GDSII, with expertise in synthesis, floor planning, place & route, timing/EMIR/PV closure, and signoff. The candidate should be proficient with the Cadence implementation tool...


  • San Jose, California, United States Cadence Design Systems Full time

    At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.Digital Physical Design candidate. Requires experience in: Synthesis Floorplan Clock tree synthesis Power grid architecture UPF Place and route Extraction DRC, LVS LEC, CLP scripting Cadence tools experience a plus Block level and chip level PD IR...


  • San Jose, California, United States Cadence Design Systems Full time

    At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.The Engineers primary responsibility will be the RTL design and verification. Responsibilities on the design side will include function definition, micro architectural specification, design, simulation, verification, and synthesis at module and...


  • San Diego, California, United States LanceSoft Full time

    Min 5 years of experience as Physical Design/Implementation Engineer TOP 5 REQUIRED SKILLS: 1. Physical synthesis 2. Low Power Design 3. STA 4. Conformal low power 5. Conformal Power aware logic equivalency check TECHNOLOGIES: REQUIRED EDUCATION: Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering or related field and 6+...


  • San Jose, California, United States Cadence Design Systems Full time

    Sr Principal Design Engineer page is loaded Sr Principal Design Engineer Apply locations SAN JOSE time type Full time posted on Posted 2 Days Ago job requisition id R46442 At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. This is an opportunity to join a dynamic and growing team of experienced...

  • Design Engineer

    1 week ago


    San Jose, California, United States Infobahn Softworld Full time

    JOB DUTIES:Responsible for RTL design using Verilog HDL for implementation and debug.Read and comprehend System on Chip level architectural specification.Write microarchitecture specification for new and modified functions.Responsible for linting and simulation of design.Work with synthesis and backend teams for physical implementation. KEY...


  • San Jose, California, United States Meraki7 Full time

    Job Title:Sr Physical Design EngineerLocations:San Jose, CAType of hire: Fulltime/ContractJob Description:7-10 Yrs of experience in doing hands on physical design for complete flow of Netlist to GDSIIPreferred Tool experience on Synopsys ICC2, DC, PT, Calibre OR Genus, Innovus , Tempus, Joules and Calibre; working for last 5 years.Strong fundamentals on...


  • San Jose, California, United States Infinity Solutions, LLC Full time

    Job Description Job Description Job Title:Sr Physical Design EngineerLocations:San Jose, CAType of hire: Fulltime/Contract Job Description:7-10+ Yrs of experience in doing hands on physical design for complete flow of Netlist to GDSIIPreferred Tool experience on Synopsys ICC2, DC, PT, Calibre OR Genus, Innovus , Tempus, Joules and Calibre; working for last...


  • San Francisco, California, United States Eliyan Full time

    Physical Design EngineerON-SITE (SANTA CLARA)Join the leading chiplet startup As an Eliyan Physical Design Engineer, you will be working at a fast-paced early-stage startup creating technologies that fuel tomorrow's chiplet based systems with best-in-class power, area, manufacturability, and design flexibility. You will be defining, implementing, and...


  • San Jose, California, United States Managed Staffing Full time

    Pay: $ $77.97/Hourly/W2 Location: Santa Clara - 3 days onsite is preferred Job Duties The work will expose the designer to a number of IP including ARM cores, Ethernet, DDR, DMA, PCIE, SATA and AMD internal IP's. Successful candidates will be responsible for leading, and participating in, the design of leading edge SoC's in advanced digital CMOS...


  • San Jose, California, United States Cadence Design Systems Full time

    At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. This is an opportunity to join a dynamic and growing team of experienced engineers developing physical IP for industry-standard high-speed serial-links. The successful candidate will ideally be a highly-motivated self-starter who can work...


  • San Jose, California, United States Unreal Gigs Full time

    Company Overview: Welcome to our innovative semiconductor company, where we push the boundaries of technology to create cutting-edge integrated circuits (ICs). We specialize in designing and manufacturing advanced ICs for various applications, including telecommunications, automotive, consumer electronics, and industrial automation. Join our dynamic team of...


  • San Jose, California, United States Acceler8 Talent Full time

    Acceler8 Talent has recently partnered with a leading startup specializing in next-generation interconnect technologies designed for the future of HPC and AI applications. The company has successfully closed a large Series A funding round and secured a significant partnership with a global industry leader. They are looking for a Senior/Principal SoC/ASIC...


  • San Jose, California, United States Spreadtrumusa Full time

    Wireless MAC ASIC Design Engineer (All levels) As a member of our engineering team, you will work on the latest WLAN technology and product development. Successful candidates will be participating in the design of leading edge ASICs for Wireless Connectivity SoC platform.Responsibilities The Wireless MAC ASIC design engineer is responsible for the design and...


  • San Jose, California, United States Acceler8 Talent Full time

    Acceler8 Talent has recently partnered with a leading startup specializing in next-generation interconnect technologies designed for the future of HPC and AI applications. The company has successfully closed a large Series A funding round and secured a significant partnership with a global industry leader.They are looking for a Senior/Principal SoC/ASIC...


  • San Diego, California, United States eTeam Full time

    Job Title: Hardware Engineering - Engineer, Senior StaffJob Location: San Diego, CAJob Duration: 6+ Months Job Description:TOP 5 REQUIRED SKILLS:Physical synthesisLow Power DesignSTAConformal low powerConformal Power aware logic equivalency checkREQUIRED EDUCATION: Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering or...


  • San Jose, California, United States Sql Pager LLC Full time

    Responsibilities: IP and/or chip level micro-architectures, implementation, and validation Develop algorithmic computation engines, NAND memory controller, and so on Write up micro-architecture and design document and be able to present to customers Develop RTL, perform synthesis, lint and CDC check Working with customers to trouble shooting, debug, and tune...

  • RTL Design Engineer

    1 week ago


    San Jose, California, United States LanceSoft Full time

    KEY RESPONSIBILITIES: Microarchitecture development of IP subsystems Perform RTLdesign of digital components. Work with functional verification team to meet coverage and quality standards. Analyze/fix Lint and CDC errors of the components. PREFERRED EXPERIENCE: 10 years' experience in RTLcoding Knowledge of PCIe Gen5 and PIPE specification Knowledge of ASIC...


  • San Diego, California, United States LanceSoft Full time

    Job Description:TOP 5 REQUIRED SKILLS: 1. Physical synthesis 2. Low Power Design 3. STA 4. Conformal low power 5. Conformal Power aware logic equivalency checkTECHNOLOGIES:REQUIRED EDUCATION: Bachelor s degree in Computer Science, Electrical/Electronics Engineering, Engineering or related field and 6+ years of Hardware Engineering or related work...