Design Implementation Engineer
4 weeks ago
Senior ASIC Design Engineer page is loaded Senior ASIC Design Engineer
Apply locations US, CA, Santa Clara time type Full time posted on Posted 5 Days Ago job requisition id JR1967995 NVIDIA is seeking an outstanding Senior ASIC Design Engineer to design and implement the world’s leading SoC's and GPU's. This position offers the opportunity to have a real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of extraordinary people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.
As a key member of our design team, you will craft micro-architecture, implement RTL, and deliver a fully verified, synthesis/timing clean design of GPU memory subsystem modules.
Analyze architectural trade-offs based on features, performance requirements and system limitations.
Collaborate with architects, verification engineers, software engineers, and physical design engineers to accomplish your goals.
Bachelors or Masters Degree in Electrical Engineering or Computer Engineering, or equivalent experience.
~Highly proficient in logic design, Verilog and/or System-Verilog, with a good understanding of Computer Architecture and Digital Systems design.
~ A deep understanding of ASIC design flow including RTL design, verification, logic synthesis, timing analysis, floor-planning, System-On-Chip design/integration flow, and design automation.
~ Strong coding skills in Perl, Python, or other industry-standard scripting languages.
~ Prior design experience with arbiters, scheduling, synchronization, bus protocols, interconnect networks and/or caches.
Familiarity with memory subsystem concepts such as memory management, cache consistency model, arbitration policies, high-speed IO protocols and/or on-chip interconnect.
Are you creative and autonomous? Do you love the challenge of crafting the highest performance & lowest power silicon possible? Come, join our GPU ASIC team and help build the real-time, cost-effective computing platform driving our success in this exciting and quickly growing field.
NVIDIA accepts applications on an ongoing basis.
As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law. Senior ASIC Design Engineer
locations US, CA, Santa Clara time type Full time posted on Posted 16 Days Ago Senior ASIC Design Engineer
locations US, CA, Santa Clara time type Full time posted on Posted 30+ Days Ago Senior ASIC Design Engineer
locations US, CA, Santa Clara time type Full time posted on Posted 15 Days Ago NVIDIA pioneered accelerated computing to tackle challenges no one else can solve.
-
Mechanical Design Engineer
5 days ago
Santa Clara, CA, United States Celestial AI Full timeAbout Celestial AIAs the industry strives to meet the demands of the AI workloads, bottlenecks in data transfers between processors and memory have hindered progress. The Photonic Fabric based Memory Fabric provides an optically scalable solution to the ‘Memory Wall’ problem, enabling tens of Terabytes of memory capacity at full HBM bandwidths with low...
-
RTL Design Engineer
2 weeks ago
Santa Clara, United States Protingent Full timePosition Title: RTL Design Engineer Position Description: Protingent Staffing has an exciting contract opportunity for RTL Design Engineer with our client located in San Jose, CA.Project Description: Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level architectural specification. Write...
-
Sr./Staff Physical Design Engineer
5 days ago
Santa Clara, CA, United States Ambarella Full timeResponsibilities:The Physical Design Engineer will be an integral part of the physical design team with all aspects of physical design implementation and verification tasks for Ambarella’s cutting edge low power AI SoC from Netlist to GDSII.The Physical Design Engineer will be responsible for the following areas throughout all phase of SoC...
-
Physical Design Engineer
3 days ago
Santa Clara, United States Diverse Lynx Full timePhysical Design Engineer (8-15 Years Experience) Work Location - Santa Clara CA USA Customer: TechMahindra Job Description: As a Physical Design Engineer, you will play a crucial role in the RTL to GDS flow, including Synthesis and Place & Route (PNR). You will utilize tools such as Fusion Compiler and Cadence Innovus to optimize designs for...
-
Physical Design Engineer
3 weeks ago
Santa Clara, United States P. Chappel Associates Inc Full timePhysical Design Engineer – Santa Clara, California Permanent position – $120K-$160K base salary Unique opportunity to join an established international company in their North America expansion. Working from the NA headquarters, you will have the ability to be an impact player working with some other exceptionally talented people. The Physical Design...
-
Implementation Designer
3 weeks ago
San Jose, CA, United States ASML Full timeLocation San Jose, US Team Design Engineering and Architecture Work experience 0-1 year Educational background Electrical Engineering Technical field Electrical Engineering Travel 10% Workplace type Hybrid Fulltime/parttime Full time Job ID: J-00283348 Job Title Sr. Device Designer Degree: PhD Work Experience: 0-1 year...
-
Staff, Design for Test Engineer
1 week ago
Santa Clara, California, United States Tenstorrent Inc. Full timeTenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high...
-
RTL Design Engineer
1 week ago
Santa Clara, United States Tekwissen Full timeJob Title: RTL Design Engineer - Senior Work Location: Santa Clara, CA 95054 Duration: 12 Months Work Type: Contract Job Type: Onsite Pay Rate: $80.00-80.00/Hourly/W2 Overview: TekWissen Group is a workforce management provider throughout the USA and many other countries in the world. This Client is an American multinational semiconductor company...
-
RTL Design Engineer
13 hours ago
Santa Clara, United States TekWissen ® Full timeJob Title: RTL Design Engineer - Senior Work Location: Santa Clara, CA 95054 Duration: 12 Months Work Type: Contract Job Type: Onsite Pay Rate: $78.00-78.00/Hourly/W2Overview: TekWissen Group is a workforce management provider throughout the USA and many other countries in the world. This Client is an American multinational semiconductor company based in...
-
RTL Design Engineer
1 hour ago
Santa Clara, United States TekWissen ® Full timeJob Title: RTL Design Engineer - Senior Work Location: Santa Clara, CA 95054 Duration: 12 Months Work Type: Contract Job Type: Onsite Pay Rate: $78.00-78.00/Hourly/W2Overview: TekWissen Group is a workforce management provider throughout the USA and many other countries in the world. This Client is an American multinational semiconductor company based in...
-
RTL Design Engineer
3 weeks ago
Santa Clara, United States ObjectWin Technology Full timeRTL Design Engineer - Specialized (US) Location: San Jose, CA 95124 Onsite 12 Months ContractJob Description: Location: Onsite San Jose, CA JOB DUTIES: Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level architectural specification. Write microarchitecture specification for new and modified...
-
Circuit Design Engineer.
4 days ago
Santa Clara, United States Intel Full timeFIP CMO is looking for a circuit design engineer to join our design team. Our team is responsible for developing Large Signal Arrays (custom multi-ported register file). Job function involves understanding and defining PV methodology, Pn. P projectio Design Engineer, Engineer, Design, Technology, Business Services
-
Entry-Level/Junior FPGA Design Engineer
3 weeks ago
Santa Clara, United States XONE TECHNOLOGY, INC. Full timeJoina dynamic, motivated and passionate engineering team at a Silicon Valleystartup developing sophisticated communication products. XONE is lookingfor an entry- or junior-level engineer who will be responsible for implementingcomplex signal processing algorithms on state-of-the-art FPGA devicessuch as the XILINX Zynq SoC. Experience a unique professional...
-
Senior Physical Design Engineer
1 week ago
Santa Clara, United States Tenstorrent Full timeTenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high...
-
Mechanical Design Engineer
2 days ago
Santa Clara, United States Universal Display Full timeOVJP Corporation is a wholly owned subsidiary of Universal Display Corporation (Nasdaq: OLED) , a world leader in the development of innovative organic light emitting device (OLED) technology for use in flat panel displays, lighting and other opto-electronic applications. OVJP was formed to advance the commercialization of Universal Display’s (UDC) novel,...
-
RTL Design Engineer
3 weeks ago
Santa Clara, United States LanceSoft Full timeLocation: Onsite San Jose, CA JOB DUTIES: Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level architectural specification. Write microarchitecture specification for new and modified functions. Responsible for linting and simulation of design. Work with synthesis and backend teams for physical...
-
RTL Design Engineer
2 weeks ago
Santa Clara, United States Experis Full timeLocation: Onsite San Jose, CA JOB DUTIES: Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level architectural specification. Write microarchitecture specification for new and modified functions. Responsible for linting and simulation of design. Work with synthesis and backend teams for physical...
-
RTL Design Engineer
1 week ago
Santa Clara, United States LanceSoft Full timeLocation: Onsite San Jose, CA JOB DUTIES: Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level architectural specification. Write microarchitecture specification for new and modified functions. Responsible for linting and simulation of design. Work with synthesis and backend teams for physical...
-
Mechanical Design Engineer
3 weeks ago
Santa Clara, United States Universal Display Full timeOVJP Corporation is a wholly owned subsidiary of Universal Display Corporation (Nasdaq: OLED), a world leader in the development of innovative organic light emitting device (OLED) technology for use in flat panel displays, lighting and other opto-electronic applications. OVJP was formed to advance the commercialization of Universal Display's (UDC) novel,...
-
ASIC Design Engineer, System-ASIC
5 days ago
Santa Clara, CA, United States Nvidia Full timeNvidia has continuously reinvented itself over two decades. Our invention of the GPU in 1999 fueled the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by...