Principal Design Verification Engineer
1 week ago
Building towards a future beyond trust with custom chips for advanced cryptography.
Fabric is a fast-growing Series A deep tech company (full-stack across silicon, hardware and cloud) that was founded to build towards a future beyond trust with custom chips for advanced cryptography. Incredible cryptographers, engineers, and builders are working tirelessly to bring this vision to life. Our job is to make their work possible at scale and at speed.
We're a team of 60+ AI hardware and software veterans, cryptographers and cypherpunks. Together, we're building the first general purpose, high performance computer chip for all cryptography - what we call the Verifiable Processing Unit (VPU). On top of the VPU, we're developing a full compiler stack and acceleration libraries to ensure the chips are easy to program and use. With $39 million in equity and tens of millions worth in pre-orders, we're enabling real-time, high-performance systems where privacy is the default, not the exception.
About the job
As a Design Verification Engineer, you will be an integral part of our mission to deliver cutting-edge cryptography processors. You will work alongside a team of highly skilled professionals who are committed to pushing the boundaries of hardware innovation. Your role will involve ensuring that our cryptographic processor designs meet the highest standards of functionality, performance, and reliability.
What you'll be doing...
- Work on verification of a proprietary cryptographic processor and SoC
- Contribute to the architecture and methodology of our DV environment and team from scratch
- Develop and execute verification plans and testbenches to validate the functionality of our products
- Write and maintain directed and constrained random tests to ensure that the verification environment is up-to-date and effective
- Work cross functionally to integrate the verification environment into the overall design flow.
- Own and develop formal and UVM verification methods to ensure the completeness and consistency of the design.
- Provide technical guidance to other team members with the latest verification best practices and techniques.
- BS, MS, PhD in Electrical Engineering, Computer Science, or a related field.
- 10+ years of strong experience with design verification
- Integration of third-party IP into an SoC
- Experience with an SoC through tapeout and post-silicon
- Knowledge of CDC, XProp,and DFT
- UVM testbench development from scratch, SystemC/C++ experience a plus
- Python knowledge and scripting/automating DV flows
- Good understanding of digital design, including RTL design, UVM, System Verilog and synthesis.
- Knowledge of cryptography and data protection is a plus.
- Excellent written and verbal communication skills, and the ability to work effectively in a team environment. Ability to work independently, under pressure and in a startup setting.
Fabric Cryptography is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate based on race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
-
Principal FPGA Verification Engineer
7 days ago
Austin, Texas, United States Trend Micro Incorporated Full timeAbout UsTrend Micro Incorporated is a global leader in cybersecurity, providing innovative solutions to protect people and businesses from the ever-evolving threat landscape. With decades of experience, we deliver cutting-edge security products and services that safeguard digital information and networks.Job OverviewWe are seeking an experienced Principal...
-
Design Verification Engineer
1 week ago
Austin, United States META Full timeSummary: Meta's Reality Labs (RL) focuses on delivering Meta's vision through Augmented Reality (AR). Compute power requirements of Augmented Reality require custom silicon. Meta RL Silicon team is driving the state-of-the-art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map...
-
Principal Verification Engineer
1 week ago
Austin, United States SiFive Full timeAbout SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world. SiFive's unrivaled compute platforms are continuing to enable leading technology companies around the world to innovate,...
-
Design Verification Engineer
4 weeks ago
austin, United States Noblesoft Technologies Full timeRole : Design Verification Engineer Location: Bay Area/Austin - Onsite KEY RESPONSIBILITIES: Rich experience in constructing highly scalability, configurability, and reusability DV/Performance verification environment. Experience in ASIC design/verification related field in IP, Subsystem or SOC level Experience in writing System Verilog and/or System C...
-
Design Verification Engineer
4 weeks ago
Austin, United States Noblesoft Technologies Full timeRole : Design Verification Engineer Location: Bay Area/Austin - Onsite KEY RESPONSIBILITIES: Rich experience in constructing highly scalability, configurability, and reusability DV/Performance verification environment. Experience in ASIC design/verification related field in IP, Subsystem or SOC level Experience in writing System Verilog and/or System C...
-
Design Verification Engineer
4 weeks ago
Austin, United States Noblesoft Technologies Full timeRole : Design Verification Engineer Location: Bay Area/Austin - Onsite KEY RESPONSIBILITIES: Rich experience in constructing highly scalability, configurability, and reusability DV/Performance verification environment. Experience in ASIC design/verification related field in IP, Subsystem or SOC level Experience in writing System Verilog and/or System C...
-
Design Verification Engineer
5 days ago
Austin, United States Axius Technologies Inc. Full timeDesign Verification Engineer Location: Austin,TX Duration: 6+ MonthsDescription:Rich experience in constructing highly scalability, configurability, and reusability DV/Performance verification environment.Experience in ASIC design/verification related field in IP, Subsystem or SOC levelExperience in writing System Verilog and/or System C models for...
-
Design Verification Engineer
1 week ago
Austin, United States CV Library Full timeOverview:WHAT YOU DO AT AMD CHANGES EVERYTHINGWe care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next- computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our...
-
Advanced Mixed-Signal Verification Engineer
1 week ago
Austin, Texas, United States Cadence Design Systems Full timeAbout the RoleCadence Design Systems is seeking a highly skilled and experienced Mixed-Signal Verification Engineer to join our team. As a key member of our engineering team, you will be responsible for defining and implementing mixed-signal solutions, verification plans, models, and roadmaps to deliver complete Mixed-Signal DV and emulation solutions.This...
-
Senior ASIC Design Verification Engineer
1 week ago
Austin, Texas, United States Qualcomm Full timeJob SummaryWe are seeking a highly skilled Verification Engineer to join our team at Qualcomm. As a Verification Engineer, you will be responsible for the complete verification lifecycle, from system-level concept to tape out and post-silicon support.Key Responsibilities:Comprehensive pre-silicon test planning for system interop verificationDevelopment of...
-
GPU Design Verification Engineer
1 week ago
Austin, United States Samsung Electronics Co., Ltd. Full timePosition Summary Samsung, a world leader in advanced semiconductor technology, is founded on a simple philosophy - the endless pursuit of excellence will create a better world for all. At Samsung Austin Research and Development Center (SARC) and Advanced Computing Lab (ACL), we are building a center of excellence for Intellectual Property (IP) that is...
-
Principal Hardware Designer
1 week ago
Austin, United States Sanmina Full timeAdvanced Microsystems Technologies, AMT, is a technology division of Sanmina Corporation (Nasdaq: SANM), responsible for RF, Microelectronic, Optical components and Integrated Subsystems, providing services from design concept, through prototype design and testing, process development, assembly and test innovation, to volume manufacturing. We are extremely...
-
SoC Verification Engineer
6 months ago
Austin, United States arm limited Full timeThe Role Job Overview Our Systems Development team designs subsystems for various application segments, using the latest IP products from Arm and other vendors. We are looking for a creative and hardworking SoC Verification Engineer to join the team and help develop these systems. As a SoC Verification Engineer you will contribute to the...
-
Principal Hardware Designer
22 hours ago
Austin, TX, United States Sanmina Corporation Full timeAdvanced Microsystems Technologies, AMT, is a technology division of Sanmina Corporation (Nasdaq: SANM), responsible for RF, Microelectronic, Optical components and Integrated Subsystems, providing services from design concept, through prototype design and testing, process development, assembly and test innovation, to volume manufacturing. We are extremely...
-
Austin, United States Ericsson Full timeGrow with us Grow With US: Infrastructure Front-End CAD Engineer (ASIC/FPGA) at Ericsson Silicon in Austin, Texas. This is not a remote position opportunity Are you interested in shaping the future of Ericsson Silicon's Verification methodology and tools? Join our dynamic team within the newly established Frontend CAD department, dedicated to defining...
-
Design Verification Engineer, Annapurna Labs
6 months ago
Austin, United States Annapurna Labs (U.S.) Inc. Full timeJob summary Amazon Web Services provides a highly reliable, scalable, low-cost infrastructure platform in the cloud that powers hundreds of thousands of businesses in 190 countries around the world.We are seeking an experienced Design Verification Engineers to build the next generation of our cloud server platforms. Our success depends on our world-class...
-
Accelerator Design Verification Engineer
1 week ago
Austin, United States Veear Full timeResponsibilities : Own the top-level verification for an AI/analytics accelerator. Collaborate with the design team to understand the design details and develop comprehensive verification strategies. Develop and execute test plans for complex features. Work with the software team to enable HW-SW co-simulation. Build emulation friendly test benches for...
-
Design Verification Engineer
4 months ago
Austin, United States Wipro Full timeJob DescriptionSkills Required:-Testbench development – System Verilog Universal Methodology (“UVM”), Python, and C testsIntegration/development of C tests/Application Programming Interface (“APIs”) and software build flowIntegration of UVM testbenchesTest development and debug, including without limitation tests for functionality, power,...
-
Senior ASIC Verification Engineer
7 days ago
Austin, Texas, United States Apple Full timeJob SummaryWe are seeking a highly skilled Senior ASIC Verification Engineer to join our team at Apple. The successful candidate will lead the design verification front for vendor silicon, working closely with internal and external teams to review specifications, improve DV plans & methodologies, and ensure full verification coverage.About the RoleAs a...
-
Principal Engineer
1 week ago
Austin, United States Infineon Technologies Full timeJob description: In your new role you will: Participate in main tasks: block/chip/system level test/verification plan, development, implementation, and closure for project verification requirements. Oversee verification for the IP/Chip/System and driving functional as well as code coverage closure Define verification strategy (Constrained random, Formal,...