Current jobs related to Design Verification Engineer - Austin - Bayone

  • Design Verification Engineer

    1 month ago

    Austin, United States Synapse Design Full time

    Quest Global is hiring for design verification engineer engineer for San Jose,CA location. Please review below job description. Title :: Design Verification Engineer Location :: Austin,TX/San Jose,CA Below is the job description :: Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express...

  • Design Verification Engineer

    3 weeks ago

    austin, United States Synapse Design Inc. Full time

    Quest Global is hiring for design verification engineer engineer for San Jose,CA location. Please review below job description. Title :: Design Verification EngineerLocation :: Austin,TX/San Jose,CABelow is the job description ::Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express...

  • Design Verification Engineer

    1 month ago

    Austin, United States Synapse Design Inc. Full time

    Quest Global is hiring for design verification engineer engineer for San Jose,CA location. Please review below job description. Title :: Design Verification EngineerLocation :: Austin,TX/San Jose,CABelow is the job description ::Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express...

  • Design Verification Engineer

    1 month ago

    Austin, United States Synapse Design Inc. Full time

    Quest Global is hiring for design verification engineer engineer for San Jose,CA location. Please review below job description. Title :: Design Verification EngineerLocation :: Austin,TX/San Jose,CABelow is the job description ::Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express...

  • Design Verification Engineer

    4 weeks ago

    Austin, United States programmers.io Full time

    One of our client which is having operations globally is looking for Design Verification engineer for an onsite role to Sunnyvale, CA and Austin, TX . Please find the below job description and request you to share me your resume to srinath.k@programmers.io Title: Design Verification Engineer Duration: Full time Location: Onsite to Sunnyvale, CA and Austin,...

  • Design Verification Engineer

    4 weeks ago

    Austin, United States Programmers.io Full time

    One of our client which is having operations globally is looking for Design Verification engineer for an onsite role to Sunnyvale, CA and Austin, TX . Please find the below job description and request you to share me your resume to srinath.k@programmers.ioTitle: Design Verification EngineerDuration: Full time Location: Onsite to Sunnyvale, CA and Austin,...

  • Design Verification Engineer

    3 months ago

    Austin, United States ACL Digital Full time

    Position: Design Verification EngineerLocation: San Jose/Austin (Onsite/Hybrid)Position Overview:5+ years of relevant experience in Design Verification.Experience with System Verilog and UVM is a must.Strong experience in testbench development such as UVM methodology.Knowledge of GPU, experience with Shader, Texture, or Memory System a...

  • Senior Design Verification Engineer

    7 days ago

    Austin, Texas, United States MIPS Technologies Full time

    Job Title: Senior Design Verification EngineerWe are seeking an experienced Senior Verification Engineer to join our team at MIPS Technologies. This role involves hands-on experience with CPU verification using industry-standard functional verification methodologies, constrained random generators, and reference model-based checkers.Key Responsibilities:Drive...

  • Senior Design Verification Engineer

    2 months ago

    Austin, United States IC Resources Full time

    Join a well funded start up who are at the forefront of RISC-V and Chiplet technology! They are seeking a Senior Design Verification Engineer to contribute to the development of RISC-V processors and subsystems. As Senior Design Verification Engineer, you will work with cutting edge technologies and be able to make a high impact. My client offers...

  • Design Verification Engineer

    2 weeks ago

    Austin, Texas, United States Annapurna Labs (U.S.) Inc. Full time

    About the RoleWe are seeking an experienced Design Verification Engineer to join our team at Annapurna Labs (U.S.) Inc. as a key member of the Cloud-Scale Machine Learning Acceleration team.Key ResponsibilitiesVerify and validate that our hardware and software solutions achieve their desired functionality.Develop and execute multi-faceted verification and...

  • ASIC Design Verification Engineer

    4 days ago

    Austin, Texas, United States META Full time

    Job SummaryWe are seeking a highly skilled ASIC Design Verification Engineer to join our team at Meta. As a key member of our Infrastructure organization, you will be responsible for developing innovative ASIC solutions for our data center applications.Key ResponsibilitiesDevelop functional tests based on verification test plans and drive design verification...

  • Design Verification Engineer

    4 months ago

    Austin, United States Verilab Full time

    Job DescriptionJob DescriptionJob SummaryWe invite you to join our highly motivated team of consultants, providing clients with the very best in verification. You will be exposed to a diverse range of designs and application areas. We work on leading edge Audio, Automotive, Comms, Processors, Space, Video and more.You will have the opportunity to travel,...

  • Senior Design Verification Engineer

    5 days ago

    Austin, Texas, United States MIPS Technologies Full time

    Job Title: Senior Design Verification EngineerWe are seeking an experienced Senior Verification Engineer to join our team at MIPS Technologies. This role involves hands-on experience with CPU verification using industry-standard functional verification methodologies, constrained random generators, and reference model-based checkers.Key...

  • Verification Engineer

    7 days ago

    Austin, Texas, United States Correct Designs Full time

    About Correct DesignsWe are a leading provider of contract engineering services, specializing in design verification for complex hardware systems. Our team of experts has a proven track record of delivering high-quality results to major clients across the US.Job DescriptionWe are seeking a talented Verification Engineer to join our team. As a Verification...

  • Senior Design Verification Engineer

    4 days ago

    Austin, Texas, United States NextDeavor Full time

    About the RoleWe are seeking a highly skilled Design Verification Engineer to join our team at NextDeavor. As a key player in our SoC IP firm, you will be responsible for designing and delivering interconnect and memory hierarchy solutions for advanced mobile, telecom, automotive, and consumer SoC designs.Key ResponsibilitiesDevelop and debug advanced...

  • Senior Design Verification Engineer

    2 days ago

    Austin, Texas, United States NextDeavor Full time

    About the RoleWe are seeking a highly skilled Design Verification Engineer to join our team at NextDeavor. As a key player in our expert team, you will be responsible for designing and delivering interconnect and memory hierarchy solutions for advanced mobile, telecom, automotive, and consumer SoC designs.Key ResponsibilitiesDevelop and debug advanced...

  • Design Verification Engineer

    3 months ago

    Austin, United States Correct Designs Full time

    Design Verification Engineer Looking for new challenges? Would you like the variety of a contract position along with long term stability and benefits? Correct Designs can give it all to you. Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM experience to work with our major clients both in Austin, TX, and...

  • Verification Engineer

    18 hours ago

    Austin, Texas, United States Correct Designs Full time

    Job DescriptionCorrect Designs is seeking a talented Verification Engineer to join our team. As a Verification Engineer, you will be responsible for verifying complex design blocks using SystemVerilog and UVM verification environments.Key Responsibilities:Develop and execute pre-silicon verification test plansDevelop directed and random verification tests to...

  • Cellular SOC Design Verification Engineer

    1 week ago

    Austin, Texas, United States Apple Full time

    About the RoleWe are seeking a highly skilled Verification Engineer to join our team at Apple, where you will play a critical role in the design and verification of our cutting-edge Cellular SoCs.Key ResponsibilitiesDevelop and execute comprehensive verification plans for Cellular SoCs, ensuring high-quality and efficient design verification.Collaborate with...

  • Design Verification Engineer

    3 weeks ago

    Austin, Texas, United States Apple Full time

    About the RoleWe are seeking an exceptional Design Verification Engineer to join our team at Apple. As a key member of our hardware engineering group, you will play a critical role in ensuring the quality and functionality of our products.Key ResponsibilitiesDevelop and implement verification methodologies and test plans for digital IP designsDesign and...

Design Verification Engineer

4 months ago

Austin, United States Bayone Full time

- Local to Austin Market
- No H1B candidate
- Top 2 candidates per suppliers

As a member of our System IP team you will contribute to the functional verification of System IP including coherent interconnect, and executing Test plan. Work with DV team and designers to build verification environments. Develop UVM sequences, tests, scoreboards, monitors and checkers. Write SVA assertions. Functional and Code coverage Closure. Regression triaging and debug. Key Responsibilities Include: • Define/plan/implement/execute functional verification strategy of complex System IP designs. • Develop feature-based test plans • Ability to delve into the details of Coherent fabric & LLC design. • Work with DV team and designers to build verification environments. • Develop UVM sequences, tests, scoreboards, monitors and checkers. • Write SVA assertions. Functional and Code coverage Closure. • Regression triaging and debug. • Agility to work on multiple tasks/projects.

Requirements
• BS/MS/PhD (or equivalent experience) • 12+ years of relevant experience in Verification. • Experience with System Verilog and UVM. • Deep understanding of constrained randomization and the development of efficient test suites. • Proficient in a script language like Perl or Python. • Working knowledge of C++. • Good knowledge of memory subsystem, including interconnect, last-level cache, coherency. • Familiarity of Arm AMBA5 CHI, AMBA4 ACE or AXI coherent interconnect and bus protocols • Good communication skills and ability & desire to work as a team player are a must.