Current jobs related to Analog Mixed Signal Verification Engineer - Hickory - Chipright

  • Mixed Signal Validation Engineer

    3 weeks ago

    Hickory, North Carolina, United States Chipright Full time

    Position Overview Chipright is seeking a skilled Mixed Signal Validation Engineer for a contract opportunity. This role focuses on ensuring the reliability and performance of mixed signal designs. Key Responsibilities Develop and implement UVM System Verilog test cases. Conduct thorough verification of digital components with an emphasis on mixed...

  • Automation Technician

    3 weeks ago

    Hickory, United States 4-Horn Management Full time

    JOB TITLE: AUTOMATION TECHNICIANPRIMARY FUNCTION: As an Automation Technician, you will engage in both company and client sites to enhance 4-Horn Management's automation solutions. This role encompasses the entire lifecycle of water transfer control and monitoring systems within the Oil & Gas sector. Your responsibilities will ensure that all automation...

  • Automation Specialist

    3 weeks ago

    Hickory, North Carolina, United States NRL Full time

    Position Overview:We are seeking an Automation Specialist with expertise in the pharmaceutical sector. This role is pivotal in designing and executing automated systems and processes aimed at enhancing operational efficiency and productivity.The Automation Specialist will collaborate closely with various engineering teams, oversee automation initiatives, and...

Analog Mixed Signal Verification Engineer

5 months ago

Hickory, United States Chipright Full time

Analog & Mixed Signal Verification Engineers Chipright seeks highly motivated and experienced AMS Verification engineer to work in developing and delivering IP to our customers. This is a fantastic opportunity for talented engineers to work within a team of highly experienced engineers.

Requirements:

5+ years AMS Verification/Validation experience

Definition of MSDV plans for mixed signal chip designs, following the AMS requirement driven DV flow

Definition and implementation of top-level testbenches using System Verilog, testcases and verification attributes such as checkers, stimulus packages and similar components. UVM knowledge is a plus.

Develop behavioral models for analog blocks using Verilog, develop self-checking mixed-signal testbenches to verify and establish model vs. schematic equivalence

Fluency with Cadence-based AMS flow- Create test schematics, config views, ADE-L Interface, connect modules, Simulator options etc.

Must be comfortable with batch mode-based simulation bring-up

Ability to comprehend UNIX shell scripts

Debug test failures, follow up on design issues and drive to closure

Regular reporting of status, completion %, activities, risks, impediments, etc.

Desirable:

A team player with good communication skills with previous experience in delivering solutions / services to a multi-national client

#J-18808-Ljbffr