Current jobs related to Senior/Staff SOC Design Verification Engineer - Palo Alto - Tesla
-
Senior Hardware Design Engineer
5 days ago
Palo Alto, California, United States InDepth Engineering Solutions Full timeJob Title: Senior Hardware Design EngineerWe are seeking a highly skilled Senior Hardware Design Engineer to join our team at InDepth Engineering Solutions. As a key member of our design team, you will be responsible for contributing to the physical design of high-performance SoC designs at both the block and subchip levels.Key Responsibilities:Collaborate...
-
Staff SOC Static Timing Analysis Engineer, Dojo
3 weeks ago
Palo Alto, United States Tesla Full timeWhat to ExpectWe are seeking a highly skilled and experienced Static Timing Analysis (STA) Engineer to join our dynamic team. As an STA Engineer, you will play a critical role in the development of System-on-Chip (SoC) designs, ensuring the successful tape-out of complex integrated circuits. The ideal candidate will have a proven track record of delivering...
-
Hardware Design Engineer
3 weeks ago
Palo Alto, United States HCLTech Full timeJob Title: Hardware Design Engineer Location: Palo Alto, CA (Onsite) Salary Range: $55-60/hr (Based on Experience) + Benefits Job Type: Full-time About us HCLTech is a global technology company, home to 219,000+ people across 54 countries, delivering industry-leading capabilities centered around digital, engineering and cloud, powered by a broad portfolio...
-
Sr/Staff EE Hardware Design Engineer
2 weeks ago
Palo Alto, United States Kolar Design, Inc. Full timeArray Labs is building a distributed radar imaging constellation to power the first accurate, real-time 3D model of the world. The Hardware Engineering team at Array Labs is responsible for the analysis and design of our satellite and ground-station hardware platforms. These platforms tend to be a heterogenous mix of various subsystems like compute, memory,...
-
FPGA Design Engineer
9 hours ago
Palo Alto, California, United States Kolar Design Full timeAbout the RoleWe are seeking a highly skilled FPGA Design Engineer to join our Hardware Engineering team at Array Labs. As an FPGA Design Engineer, you will be responsible for creating solutions on our FPGA platform to support Array Lab's radar and communications payload as well as our ground infrastructure.Key ResponsibilitiesCollaborate with Radar,...
-
Hardware Design Engineer
2 weeks ago
Palo Alto, United States Kpgtech Full timeRole: Hardware Design Engineer Location: Palo Alto, CA, 94304 – Onsite Long Term/Contract Job Description: Must be an Engineering graduate with an Electrical/Electronics background. Experience in Hardware Design, Signal Integrity Analysis, High-Speed Design, Hardware characterization, verification, and validation. Responsible for High-Speed Hardware design...
-
Hardware Design Engineer
3 weeks ago
palo alto, United States HCLTech Full timeJob Title: Hardware Design EngineerLocation: Palo Alto, CA (Onsite)Salary Range: $55-60/hr (Based on Experience) + BenefitsJob Type: Full-timeAbout usHCLTech is a global technology company, home to 219,000+ people across 54 countries, delivering industry-leading capabilities centered around digital, engineering and cloud, powered by a broad portfolio of...
-
Hardware Design Engineer
3 weeks ago
palo alto, United States HCLTech Full timeJob Title: Hardware Design EngineerLocation: Palo Alto, CA (Onsite)Salary Range: $55-60/hr (Based on Experience) + BenefitsJob Type: Full-timeAbout usHCLTech is a global technology company, home to 219,000+ people across 54 countries, delivering industry-leading capabilities centered around digital, engineering and cloud, powered by a broad portfolio of...
-
Hardware Design Engineer
1 month ago
Palo Alto, United States E-Solutions INC Full timeJob DescriptionJob DescriptionJob Title: Hardware Design Engineer Job Location: Palo Alto, CA -Onsite Job Description:1. Must be Engineering graduate with Electrical/Electronics background. 2. Experience in Hardware Design, Signal Integrity Analysis, High Speed Design, Hardware characterization, verification, and validation. 3. Responsible for High-Speed...
-
Sr/Staff EE Hardware Design Engineer
3 weeks ago
Palo Alto, United States Kolar Design, Inc. Full timeArray Labs is building a distributed radar imaging constellation to power the first accurate, real-time 3D model of the world. The Hardware Engineering team at Array Labs is responsible for the analysis and design of our satellite and ground-station hardware platforms. These platforms tend to be a heterogenous mix of various subsystems like compute, memory,...
-
Sr Staff/Principal EE Hardware Design Engineer
2 weeks ago
Palo Alto, United States Kolar Design, Inc. Full timeArray Labs is building a distributed radar imaging constellation to power the first accurate, real-time 3D model of the world. The Hardware Engineering team at Array Labs is responsible for the analysis and design of our satellite and ground-station hardware platforms. These platforms tend to be a heterogenous mix of various subsystems like compute, memory,...
-
Staff Physical Design Engineer, Dojo
3 days ago
Palo Alto, California, United States Tesla Full timeAbout the RoleWe are seeking an experienced Physical Design Engineer to join our Dojo team at Tesla. As a key member of our team, you will be responsible for designing, constructing, and integrating SOCs, IP, circuits, tool flows, and methodologies into systems using advanced technologies.Key ResponsibilitiesLead and drive large design blocks and SOCs from...
-
Hardware Design Engineer
3 weeks ago
Palo Alto, United States HCLTech Full timeJob Title: Hardware Design EngineerLocation: Palo Alto, CA (Onsite)Salary Range: $55-60/hr (Based on Experience) + BenefitsJob Type: Full-timeAbout usHCLTech is a global technology company, home to 219,000+ people across 54 countries, delivering industry-leading capabilities centered around digital, engineering and cloud, powered by a broad portfolio of...
-
Hardware Design Engineer
3 weeks ago
Palo Alto, United States HCLTech Full timeJob Title: Hardware Design EngineerLocation: Palo Alto, CA (Onsite)Salary Range: $55-60/hr (Based on Experience) + BenefitsJob Type: Full-timeAbout usHCLTech is a global technology company, home to 219,000+ people across 54 countries, delivering industry-leading capabilities centered around digital, engineering and cloud, powered by a broad portfolio of...
-
Hardware Design Engineer
3 weeks ago
Palo Alto, United States Apptad Inc Full timeJob DescriptionJob DescriptionJob Title Hardware Design EngineerLocation: Palo Alto, CA 94025 (Onsite)Duration: ContractJob Description: Must be Engineering graduate with Electrical/Electronic background.Experience in Hardware Design, Signal Integrity Analysis, High Speed Design, Hardware characterization, verification, and validation.Responsible for...
-
Hardware Design Engineer
3 weeks ago
Palo Alto, United States Kpgtech Full timeRole: Hardware Design EngineerLocation: Palo Alto, CA, 94304 – OnsiteLong Term/ContractJob Description:Must be an Engineering graduate with an Electrical/Electronics background.Experience in Hardware Design, Signal Integrity Analysis, High-Speed Design, Hardware characterization, verification, and validation.Responsible for High-Speed Hardware design with...
-
Senior Hardware Design Engineer
2 weeks ago
Palo Alto, California, United States Kpgtech Full timeJob Title: Hardware Design EngineerLocation: RemoteJob Type: Full-timeAbout Kpgtech: Kpgtech is a leading technology company that specializes in designing and developing innovative hardware solutions.Job Description:Key Responsibilities:Design and Develop Electronics Hardware Boards: We are seeking a skilled Hardware Design Engineer to design and develop...
-
Hardware Design Engineer
3 weeks ago
palo alto, United States Emonics LLC Full time1.Must be Engineering graduate with Electrical/Electronics background.2.Experience in Hardware Design, Signal Integrity Analysis, High Speed Design, Hardware characterization, verification, and validation.3.Responsible for High-Speed Hardware design with complex multiple FPGAs, CPLD and SoC based architecture which includes test planning, test execution, and...
-
Hardware Design Engineer
4 weeks ago
Palo Alto, United States Talent Groups Full timeJob Description:Must be Engineering graduate with Electrical/Electronic background.Experience in Hardware Design, Signal Integrity Analysis, High Speed Design, Hardware characterization, verification, and validation.Responsible for High-Speed Hardware design with complex multiple FPGAs, CPLD and SoC based architecture which includes test planning, test...
-
Hardware Design Engineer
4 weeks ago
Palo Alto, United States Talent Groups Full timeJob Description:Must be Engineering graduate with Electrical/Electronic background.Experience in Hardware Design, Signal Integrity Analysis, High Speed Design, Hardware characterization, verification, and validation.Responsible for High-Speed Hardware design with complex multiple FPGAs, CPLD and SoC based architecture which includes test planning, test...
Senior/Staff SOC Design Verification Engineer
4 months ago
**Senior/Staff SOC Design Verification Engineer - Autopilot AI (Dojo)**
????Engineering & Information Technology????Palo Alto, California?? ID89242???? Tesla's Autopilot AI (Dojo) Silicon Development Team is looking for a Design Verification Engineer to develop and manage the verification and test environments. We are looking for incredible Engineers to work on state-of-the-art chip designs, where your limit is only your imagination. You will work with a team of highly talented engineers, who are focused on advancing Teslas AI mission. If you love solving challenging problems, you will fit in very well with our culture
**Here's what you will do:**
* Define and review verification and validation testplans at both the unit level and SOC level.
* Review and aid in developing the RTL design architecture and specification.
* Verify design functionality through writing reusable and scalable testbenches, scoreboards, assertions, and assembly tests.
* Execute coverage of various use cases, then feeding back to the testplans for closure.
* Integrate different IPs onto the SOC testbenches, then perform fullchip/cluster/integration level testing.
* Integrate and work with VIPs to stress-test our IPs for various protocols.
* Develop and maintain regressions, tools, infrastructure, and methodology.
* Functional bringup and debug on various platforms and tools.
* Run real world software use cases on emulation and FPGA. Measure performance and feedback to designers.
* Post-silicon validation bringup and production ramp.
**Minimum requirements:**
* BS or MS in computer science, computer engineering, or electrical engineering.
* 5+ years of work experience in designing, verifying, and validating complex hardware systems.
* Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, and Python.
* Proficient in debugging SOC, CPU, GPU, fabric, NOC, memory, various protocols like PCIE or Ethernet, or other complex ASIC designs.
* Knowledge of advanced computer architecture and micro-architecture concepts.
* Experience with writing directed and random test cases.
* Experience with design verification and validation methodologies and strategies.
* Experience with power and performance modeling concepts.
* Good communication skills, and a team player.
* Able to work independently in a fast-paced team and environment.
**Desirable experiences:**
* Deep knowledge of system architecture including CPU, GPU, fabrics, interconnects, NOC, memory sub-systems, I/O peripherals (UART/SPI), bus protocols (AXI/APB), PCIE, Ethernet, DMA, CSRs, etc.
* Experience with hardware-software interaction, and software application testing on the chip.
* Experience with system coherency verification.
* Experience with boot, reset, clock, and power management verification.
* Experience with integrating IPs onto the chip. Prior work experience with vendors is a plus.
* Emulation/FPGA experience is a plus.
* Post-silicon bringup and validation experience is a plus.
**?????**
Tesla ?????????????????????????????????????????????????????????????????????????????
Tesla ?????????????????????????????????????????????????????????????????????
????????????????????????????????????????????????????????????????????????????????????????????
Tesla ?????????????????????????????????????????????????????????????????????????????????????????????????????????????????
**Senior/Staff SOC Design Verification Engineer - Autopilot AI (Dojo)**
???? Engineering & Information Technology
???? Palo Alto, California
?? ID 89242
???? Full-time
Tesla's Autopilot AI (Dojo) Silicon Development Team is looking for a Design Verification Engineer to develop and manage the verification and test environments. We are looking for incredible Engineers to work on state-of-the-art chip designs, where your limit is only your imagination. You will work with a team of highly talented engineers, who are focused on advancing Teslas AI mission. If you love solving challenging problems, you will fit in very well with our culture
**Here's what you will do:**
* Define and review verification and validation testplans at both the unit level and SOC level.
* Review and aid in developing the RTL design architecture and specification.
* Verify design functionality through writing reusable and scalable testbenches, scoreboards, assertions, and assembly tests.
* Execute coverage of various use cases, then feeding back to the testplans for closure.
* Integrate different IPs onto the SOC testbenches, then perform fullchip/cluster/integration level testing.
* Integrate and work with VIPs to stress-test our IPs for various protocols.
* Develop and maintain regressions, tools, infrastructure, and methodology.
* Functional bringup and debug on various platforms and tools.
* Run real world software use cases on emulation and FPGA. Measure performance and feedback to designers.
* Post-silicon validation bringup and production ramp.
**Minimum requirements:**
* BS or MS in computer science, computer engineering, or electrical engineering.
* 5+ years of work experience in designing, verifying, and validating complex hardware systems.
* Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, and Python.
* Proficient in debugging SOC, CPU, GPU, fabric, NOC, memory, various protocols like PCIE or Ethernet, or other complex ASIC designs.
* Knowledge of advanced computer architecture and micro-architecture concepts.
* Experience with writing directed and random test cases.
* Experience with design verification and validation methodologies and strategies.
* Experience with power and performance modeling concepts.
* Good communication skills, and a team player.
* Able to work independently in a fast-paced team and environment.
**Desirable experiences:**
* Deep knowledge of system architecture including CPU, GPU, fabrics, interconnects, NOC, memory sub-systems, I/O peripherals (UART/SPI), bus protocols (AXI/APB), PCIE, Ethernet, DMA, CSRs, etc.
* Experience with hardware-software interaction, and software application testing on the chip.
* Experience with system coherency verification.
* Experience with boot, reset, clock, and power management verification.
* Experience with integrating IPs onto the chip. Prior work experience with vendors is a plus.
* Emulation/FPGA experience is a plus.
* Post-silicon bringup and validation experience is a plus.
#J-18808-Ljbffr