Current jobs related to Design Verification Engineer - Austin - Whoznxt


  • Austin, United States Synapse Design Full time

    Quest Global is hiring for design verification engineer engineer for San Jose,CA location. Please review below job description. Title :: Design Verification Engineer Location :: Austin,TX/San Jose,CA Below is the job description :: Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express...


  • austin, United States Synapse Design Inc. Full time

    Quest Global is hiring for design verification engineer engineer for San Jose,CA location. Please review below job description. Title :: Design Verification EngineerLocation :: Austin,TX/San Jose,CABelow is the job description ::Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express...


  • Austin, United States Synapse Design Inc. Full time

    Quest Global is hiring for design verification engineer engineer for San Jose,CA location. Please review below job description. Title :: Design Verification EngineerLocation :: Austin,TX/San Jose,CABelow is the job description ::Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express...


  • Austin, United States Synapse Design Inc. Full time

    Quest Global is hiring for design verification engineer engineer for San Jose,CA location. Please review below job description. Title :: Design Verification EngineerLocation :: Austin,TX/San Jose,CABelow is the job description ::Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express...


  • Austin, United States programmers.io Full time

    One of our client which is having operations globally is looking for Design Verification engineer for an onsite role to Sunnyvale, CA and Austin, TX . Please find the below job description and request you to share me your resume to srinath.k@programmers.io Title: Design Verification Engineer Duration: Full time Location: Onsite to Sunnyvale, CA and Austin,...


  • Austin, United States Programmers.io Full time

    One of our client which is having operations globally is looking for Design Verification engineer for an onsite role to Sunnyvale, CA and Austin, TX . Please find the below job description and request you to share me your resume to srinath.k@programmers.ioTitle: Design Verification EngineerDuration: Full time Location: Onsite to Sunnyvale, CA and Austin,...


  • Austin, United States ACL Digital Full time

    Position: Design Verification EngineerLocation: San Jose/Austin (Onsite/Hybrid)Position Overview:5+ years of relevant experience in Design Verification.Experience with System Verilog and UVM is a must.Strong experience in testbench development such as UVM methodology.Knowledge of GPU, experience with Shader, Texture, or Memory System a...


  • Austin, Texas, United States MIPS Technologies Full time

    Job Title: Senior Design Verification EngineerWe are seeking an experienced Senior Verification Engineer to join our team at MIPS Technologies. This role involves hands-on experience with CPU verification using industry-standard functional verification methodologies, constrained random generators, and reference model-based checkers.Key Responsibilities:Drive...


  • Austin, United States IC Resources Full time

    Join a well funded start up who are at the forefront of RISC-V and Chiplet technology! They are seeking a Senior Design Verification Engineer to contribute to the development of RISC-V processors and subsystems. As Senior Design Verification Engineer, you will work with cutting edge technologies and be able to make a high impact. My client offers...


  • Austin, Texas, United States Annapurna Labs (U.S.) Inc. Full time

    About the RoleWe are seeking an experienced Design Verification Engineer to join our team at Annapurna Labs (U.S.) Inc. as a key member of the Cloud-Scale Machine Learning Acceleration team.Key ResponsibilitiesVerify and validate that our hardware and software solutions achieve their desired functionality.Develop and execute multi-faceted verification and...


  • Austin, Texas, United States META Full time

    Job SummaryWe are seeking a highly skilled ASIC Design Verification Engineer to join our team at Meta. As a key member of our Infrastructure organization, you will be responsible for developing innovative ASIC solutions for our data center applications.Key ResponsibilitiesDevelop functional tests based on verification test plans and drive design verification...


  • Austin, United States Verilab Full time

    Job DescriptionJob DescriptionJob SummaryWe invite you to join our highly motivated team of consultants, providing clients with the very best in verification. You will be exposed to a diverse range of designs and application areas. We work on leading edge Audio, Automotive, Comms, Processors, Space, Video and more.You will have the opportunity to travel,...


  • Austin, Texas, United States MIPS Technologies Full time

    Job Title: Senior Design Verification EngineerWe are seeking an experienced Senior Verification Engineer to join our team at MIPS Technologies. This role involves hands-on experience with CPU verification using industry-standard functional verification methodologies, constrained random generators, and reference model-based checkers.Key...


  • Austin, Texas, United States Correct Designs Full time

    About Correct DesignsWe are a leading provider of contract engineering services, specializing in design verification for complex hardware systems. Our team of experts has a proven track record of delivering high-quality results to major clients across the US.Job DescriptionWe are seeking a talented Verification Engineer to join our team. As a Verification...


  • Austin, Texas, United States NextDeavor Full time

    About the RoleWe are seeking a highly skilled Design Verification Engineer to join our team at NextDeavor. As a key player in our SoC IP firm, you will be responsible for designing and delivering interconnect and memory hierarchy solutions for advanced mobile, telecom, automotive, and consumer SoC designs.Key ResponsibilitiesDevelop and debug advanced...


  • Austin, Texas, United States NextDeavor Full time

    About the RoleWe are seeking a highly skilled Design Verification Engineer to join our team at NextDeavor. As a key player in our expert team, you will be responsible for designing and delivering interconnect and memory hierarchy solutions for advanced mobile, telecom, automotive, and consumer SoC designs.Key ResponsibilitiesDevelop and debug advanced...


  • Austin, United States Correct Designs Full time

    Design Verification Engineer Looking for new challenges? Would you like the variety of a contract position along with long term stability and benefits? Correct Designs can give it all to you. Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM experience to work with our major clients both in Austin, TX, and...

  • Verification Engineer

    15 hours ago


    Austin, Texas, United States Correct Designs Full time

    Job DescriptionCorrect Designs is seeking a talented Verification Engineer to join our team. As a Verification Engineer, you will be responsible for verifying complex design blocks using SystemVerilog and UVM verification environments.Key Responsibilities:Develop and execute pre-silicon verification test plansDevelop directed and random verification tests to...


  • Austin, Texas, United States Apple Full time

    About the RoleWe are seeking a highly skilled Verification Engineer to join our team at Apple, where you will play a critical role in the design and verification of our cutting-edge Cellular SoCs.Key ResponsibilitiesDevelop and execute comprehensive verification plans for Cellular SoCs, ensuring high-quality and efficient design verification.Collaborate with...


  • Austin, Texas, United States Apple Full time

    About the RoleWe are seeking an exceptional Design Verification Engineer to join our team at Apple. As a key member of our hardware engineering group, you will play a critical role in ensuring the quality and functionality of our products.Key ResponsibilitiesDevelop and implement verification methodologies and test plans for digital IP designsDesign and...

Design Verification Engineer

4 months ago


Austin, United States Whoznxt Full time

Design Verification Engineer (GPU)

6 Months Contract

Local to market in Austin, TX - - Hybrid onsite 3 days per week (No Remote candidate)

As a GPU Design Verification Engineer, your talents will ensure the quality at the heart of our GPU architecture. Creativity is a necessity to overcome the challenges inherent to verifying the proper operation of our low-power GPU. Versatility and broad knowledge of state-of-the-art verification techniques including the most up-to-date IEEE UVM version will place you among the elite within our profession.

Requirements

Role and Responsibilities:

Key Responsibilities Include

Work with architects and designers to build verification environments and test plans

Craft functional verification coverage strategy to ensure complete test suite implementation

Develop assertions and checks to optimize isolation time and produce meaningful failing signatures

Analyze failing tests to root cause along, working with RTL and reference modeling teams

Provide input on Architectural and Micro-Architectural specifications for testability and accuracy

Examine code coverage results, identifying exclusions and improving stimulus

Take ownership of key milestone closure by meeting phase gate pass rates, coverage quality, and other quality metrics

Skills And Qualifications

Minimum requirements:

BS in Computer Engineering, BSEE or comparable and 5+ years of industry experience in a design verification role

Proficient in System Verilog/UVM/OVM, and OOP/C++

Deep understanding of constrained randomization and the development of efficient test suites

Experience with code coverage and functional coverage-driven verification methodology.

Experience in creating, running and debugging of SystemVerilog/UVM constraint-random testbench.

Working knowledge of scripting languages such as Python or Perl

Understanding of micro-architecture, logic design, FSMs, arithmetic datapath pipelines

Preferred Qualifications

MS CE/EE with 5+ years of industry experience in verification

Good verbal and written communication skills

Experience of GPU or CPU is a plus #J-18808-Ljbffr